AFE7906
- Request full data sheet
- Six RF sampling 14 bit, 3GSPS ADCs
- Maximum RF signal bandwidth:
- 4 ADCs: 1200MHz per ADC
- 6 ADCs: 600MHz per ADC
- RF frequency range: 5MHz - 12GHz
- Digital step attenuators (DSA): 25dB range, 0.5dB steps
- Single DDC (on 6 channels) or dual-band DDCs (on 4 channels)
- 16x NCOs per DDC channel
- Optional Internal PLL/VCO for ADC clocks or external clock at ADC sample rate
- Sysref alignment detector
- SerDes data interface:
- JESD204B and JESD204C compatible
- 8 SerDes transmitters up to 29.5Gbps
- Subclass 1 multi-device synchronization
- Package: 17mm × 17mm FCBGA, 0.8mm pitch
The AFE7906 is a high performance, wide bandwidth multi-channel receiver, integrating six RF Sampling ADCs. With operation up to 12GHz, this device enables direct RF sampling in the L, S, C and X-band frequency ranges without the need for additional frequency conversions stages. This improvement in density and flexibility enables high-channel-count, multi-mission systems.
Each receiver chain includes a 25dB range DSA (Digital Step Attenuator), followed by a 3GSPS ADC (analog-to-digital converter). Four receiver channels have an analog peak power detector and various digital power detectors to assist an external or internal autonomous automatic gain controller, and RF overload detectors for device reliability protection. Flexible decimation options provide optimization of data bandwidth up to 1200MHz for four RX or 600MHz.
The device contains a SYSREF timing detector to allow optimization of the SYSREF input timing relative to the device clock.
Each receiver chain includes a 25dB range DSA (Digital Step Attenuator), followed by a 3GSPS ADC (analog-to-digital converter). Each receiver channel has an analog peak power detector and various digital power detectors to assist an external or internal autonomous automatic gain controller, and RF overload detectors for device reliability protection. Flexible decimation options provide optimization of data bandwidth up to 1200MHz for four RX without FB paths or 600MHz with two FB paths (1200MHz BW each).
The device contains a SYSREF timing detector to allow optimization of the SYSREF input timing relative to the device clock.
您可能會感興趣的類似產品
功能與所比較的裝置相似
技術文件
| 類型 | 標題 | 日期 | ||
|---|---|---|---|---|
| * | Data sheet | AFE7906 6-Channel, 5MHz to 12GHz RF Sampling Receiver with 3GSPS ADCs datasheet (Rev. D) | PDF | HTML | 2025年 5月 2日 |
| Application note | AFE79xx Bringup Using HDL Module Without Microcontroller | PDF | HTML | 2025年 8月 14日 | |
| Application note | Debugging AFE7950 for Run Time and Post Bring-Up Failure | PDF | HTML | 2024年 6月 28日 | |
| User guide | AFE79xx SPI Bringup Guide With Xilinx FPGAs (Rev. A) | PDF | HTML | 2024年 5月 5日 | |
| Application note | Determining Optimal Receive Buffer Delay in JESD204B and JESD204C Receivers | PDF | HTML | 2022年 7月 7日 | |
| Application note | AFE7950 Super-Heterodyne Solution for K-Band | PDF | HTML | 2022年 2月 15日 | |
| Application note | How to Achieve Frequency Hopping with the AFE79xx | 2020年 7月 2日 |
設計與開發
如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。
AFE7900EVM — 適用於四傳輸、六接收、5-MHz 至 7400-MHz、射頻取樣 AFE 的 AFE7900 評估模組
AFE7900 系列評估模組 (EVM) 是靈活的射頻取樣收發器平台,可配置為支援最多同時四個發射、四個接收與兩個回饋 (4T4R+2FB) 通道。此 EVM 設計可介接以下所示 TI 模式/擷取卡解決方案 (分開販售) 以及許多符合 FPGA FMC 標準的開發套件。
| 封裝 | 針腳 | CAD 符號、佔位空間與 3D 模型 |
|---|---|---|
| FCBGA (ABJ) | 400 | Ultra Librarian |
| FCBGA (ALK) | 400 | Ultra Librarian |
訂購與品質
- RoHS
- REACH
- 產品標記
- 鉛塗層/球物料
- MSL 等級/回焊峰值
- MTBF/FIT 估算值
- 材料內容
- 認證摘要
- 進行中持續性的可靠性監測
- 晶圓廠位置
- 組裝地點
建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。