CDCS503
- Part of a Family of Easy to use Clock Generator Devices
With Optional SSC - Clock Multiplier With Selectable Output Frequency and
Selectable SSC - SSC Controllable via 2 External Pins
- ±0%, ±0.5%, ±1%, ±2% Center Spread
- Frequency Multiplication Selectable Between x1 or x4
With One External Control Pin - Output Disable via Control Pin
- Single 3.3V Device Power Supply
- Wide Temperature Range –40°C to 85°C
- Low Space Consumption by 8 Pin TSSOP Package
- APPLICATIONS
- Consumer and Industrial Applications requiring
EMI reduction through Spread Spectrum Clocking
and/or Clock Multiplication
- Consumer and Industrial Applications requiring
The CDCS503 is a spread spectrum capable, LVCMOS Input Clock Buffer with selectable frequency multiplication.
It shares major functionality with the CDCS502 but utilizes a LVCMOS input stage instead of the crystal input stage of the CDCS502. Also an Output Enable pin has been added to the CDCS503.
The device accepts a 3.3V LVCMOS signal at the input.
The input signal is processed by a PLL, whose output frequency is either equal to the input frequency or multiplied by the factor of 4.
The PLL is also able to spread the clock signal by ±0%, ±0.5%, ±1% or ±2% centered around the output clock frequency with a triangular modulation.
By this, the device can generate output frequencies between 8MHz and 108MHz with or without SSC.
A separate control pin can be used to enable or disable the output. The CDCS503 operates in 3.3V environment.
It is characterized for operation from –40°C to 85°C, and available in an 8-pin TSSOP package.
您可能會感興趣的類似產品
功能相似於所比較的產品。
技術文件
| 重要文件 | 類型 | 標題 | 格式選項 | 下載最新的英文版本 | 日期 | |
|---|---|---|---|---|---|---|
| * | 資料表 | Clock Buffer / Clock Multiplier with optional SSC datasheet | 2009/3/23 | |||
| 應用說明 | Spread Spectrum Clocking Using the CDCS502/503 | 2009/8/19 |
設計與開發
如需其他條款或必要資源，請按一下下方的任何標題以檢視詳細頁面 (如有)。
| 封裝 | 針腳 | CAD 符號、佔位空間與 3D 模型 |
|---|---|---|
| TSSOP (PW) | 8 | Ultra Librarian |
訂購與品質
建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。