CSD22205L
- Low resistance
- Small footprint 1.2 mm × 1.2 mm
- Low profile 0.36-mm height
- Lead free
- Gate-source voltage clamp
- Gate ESD protection
- RoHS compliant
- Halogen free
This –8-V, 8.2-mΩ, 1.2-mm × 1.2-mm Land Grid Array (LGA) NexFET™ device has been designed to deliver the lowest on-resistance and gate charge in the smallest outline possible with excellent thermal characteristics in an ultra-low profile. The Land Grid Array (LGA) package is a silicon chip scale package with metal pads instead of solder balls.
技術文件
找不到結果。請清除您的搜尋條件，然後再試一次。
檢視所有 9
| 重要文件 | 類型 | 標題 | 格式選項 | 下載最新的英文版本 | 日期 | |
|---|---|---|---|---|---|---|
| * | 資料表 | CSD22205L –8-V P-Channel NexFET™ Power MOSFET datasheet (Rev. B) | PDF | HTML | 2021/9/8 | ||
| Application brief | Estimating Leakage Currents of Power MOSFETs | PDF | HTML | 2025/10/31 | |||
| 應用說明 | MOSFET Support and Training Tools (Rev. G) | PDF | HTML | 2025/10/27 | |||
| 應用說明 | Semiconductor and IC Package Thermal Metrics (Rev. D) | PDF | HTML | 2024/3/25 | |||
| 應用說明 | Using MOSFET Transient Thermal Impedance Curves In Your Design | PDF | HTML | 2023/12/18 | |||
| 應用說明 | Solving Assembly Issues with Chip Scale Power MOSFETs | PDF | HTML | 2023/12/14 | |||
| 應用說明 | Using MOSFET Safe Operating Area Curves in Your Design | PDF | HTML | 2023/3/13 | |||
| Application brief | Tips for Successfully Paralleling Power MOSFETs | PDF | HTML | 2022/5/31 | |||
| 設計指南 | FemtoFET Surface Mount Guide (Rev. D) | 2016/7/7 |
設計與開發
如需其他條款或必要資源，請按一下下方的任何標題以檢視詳細頁面 (如有)。
支援軟體
LOAD-SWITCH-FET-LOSS-CALC — Power Loss Calculation Tool for Load Switch
快速取捨尺寸、成本和性能，以根據應用條件選擇最佳 MOSFET。
| 封裝 | 針腳 | CAD 符號、佔位空間與 3D 模型 |
|---|---|---|
| PICOSTAR (YMG) | 4 | Ultra Librarian |
訂購與品質
建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。