產品詳細資料

Rating Catalog Architecture Gate driver Control interface 3xPWM, 6xPWM Vs (min) (V) 4.5 Vs ABS (max) (V) 65 Features 1x low side current sense, Bootstrap Architecture for Gate Driver, HW based configuration, Supports 100% PWM Duty Cycle with Trickle Charge pump Operating temperature range (°C) -40 to 125
Rating Catalog Architecture Gate driver Control interface 3xPWM, 6xPWM Vs (min) (V) 4.5 Vs ABS (max) (V) 65 Features 1x low side current sense, Bootstrap Architecture for Gate Driver, HW based configuration, Supports 100% PWM Duty Cycle with Trickle Charge pump Operating temperature range (°C) -40 to 125
WQFN (REE) 36 20 mm² (4 mm × 5 mm)
  • 65-V Three Phase Half-Bridge Gate Driver
    • Drives 3 High-Side and 3 Low-Side N-Channel MOSFETs (NMOS)
    • 4.5 to 60-V Operating Voltage Range
    • Supports 100% PWM Duty Cycle with Trickle Charge pump
  • Bootstrap based Gate Driver Architecture
    • 1000-mA Maximum Peak Source Current
    • 2000-mA Maximum Peak Sink Current
  • Integrated Current Sense Amplifier with low input offset (optimized for 1 shunt)
    • Adjustable Gain (5, 10, 20, 40 V/V)
  • Hardware interface provides simple configuration
  • Ultra-low power sleep mode <1 uA at 25 ̊C
  • 4-ns (typ) propagation delay matching between phases
  • Independent driver shutdown path (DRVOFF)
  • 65-V tolerant wake pin (nSLEEP)
  • Supports negative transients upto -10V on SHx
  • 6x and 3x PWM Modes
  • Supports 3.3-V, and 5-V Logic Inputs
  • Accurate LDO (AVDD), 3.3 V ±3%, 80 mA
  • Compact QFN Packages and Footprints
  • Adjustable VDS overcurrent threshold through VDSLVL pin
  • Adjustable deadtime through DT pin
  • Efficient System Design With Power Blocks
  • Integrated Protection Features
    • PVDD Undervoltage Lockout (PVDDUV)
    • GVDD Undervoltage (GVDDUV)
    • Bootstrap Undervoltage (BST_UV)
    • Overcurrent Protection (VDS_OCP, SEN_OCP)
    • Thermal Shutdown (OTSD)
    • Fault Condition Indicator (nFAULT)
  • 65-V Three Phase Half-Bridge Gate Driver
    • Drives 3 High-Side and 3 Low-Side N-Channel MOSFETs (NMOS)
    • 4.5 to 60-V Operating Voltage Range
    • Supports 100% PWM Duty Cycle with Trickle Charge pump
  • Bootstrap based Gate Driver Architecture
    • 1000-mA Maximum Peak Source Current
    • 2000-mA Maximum Peak Sink Current
  • Integrated Current Sense Amplifier with low input offset (optimized for 1 shunt)
    • Adjustable Gain (5, 10, 20, 40 V/V)
  • Hardware interface provides simple configuration
  • Ultra-low power sleep mode <1 uA at 25 ̊C
  • 4-ns (typ) propagation delay matching between phases
  • Independent driver shutdown path (DRVOFF)
  • 65-V tolerant wake pin (nSLEEP)
  • Supports negative transients upto -10V on SHx
  • 6x and 3x PWM Modes
  • Supports 3.3-V, and 5-V Logic Inputs
  • Accurate LDO (AVDD), 3.3 V ±3%, 80 mA
  • Compact QFN Packages and Footprints
  • Adjustable VDS overcurrent threshold through VDSLVL pin
  • Adjustable deadtime through DT pin
  • Efficient System Design With Power Blocks
  • Integrated Protection Features
    • PVDD Undervoltage Lockout (PVDDUV)
    • GVDD Undervoltage (GVDDUV)
    • Bootstrap Undervoltage (BST_UV)
    • Overcurrent Protection (VDS_OCP, SEN_OCP)
    • Thermal Shutdown (OTSD)
    • Fault Condition Indicator (nFAULT)

The DRV8329 family of devices is an integrated gate driver for three-phase applications. The devices provide three half-bridge gate drivers, each capable of driving high-side and low-side N-channel power MOSFETs. The device generates the correct gate drive voltages using an internal charge pump and enhances the high-side MOSFETs using a bootstrap circuit. A trickle charge pump is included to support 100% duty cycle. The Gate Drive architecture supports peak gate drive currents up to 1-A source and 2-A sink. The DRV8329 can operate from a single power supply and supports a wide input supply range of 4.5 to 60 V.

The 6x and 3x PWM modes allow for simple interfacing to controller circuits. The device has integrated accurate 3.3-V LDO that can be used to power external controller and can be used as reference for CSA. The configuration settings for the device are configurable through hardware (H/W) pins.

The DRV8329 devices integrate low-side current sense amplifier that allow current sensing for sum of current from all three phases of the drive stage.

A low-power sleep mode is provided to achieve low quiescent current by shutting down most of the internal circuitry. Internal protection functions are provided for undervoltage lockout, GVDD fault, MOSFET overcurrent, MOSFET short circuit, and overtemperature. Fault conditions are indicated on nFAULT pin.

The DRV8329 family of devices is an integrated gate driver for three-phase applications. The devices provide three half-bridge gate drivers, each capable of driving high-side and low-side N-channel power MOSFETs. The device generates the correct gate drive voltages using an internal charge pump and enhances the high-side MOSFETs using a bootstrap circuit. A trickle charge pump is included to support 100% duty cycle. The Gate Drive architecture supports peak gate drive currents up to 1-A source and 2-A sink. The DRV8329 can operate from a single power supply and supports a wide input supply range of 4.5 to 60 V.

The 6x and 3x PWM modes allow for simple interfacing to controller circuits. The device has integrated accurate 3.3-V LDO that can be used to power external controller and can be used as reference for CSA. The configuration settings for the device are configurable through hardware (H/W) pins.

The DRV8329 devices integrate low-side current sense amplifier that allow current sensing for sum of current from all three phases of the drive stage.

A low-power sleep mode is provided to achieve low quiescent current by shutting down most of the internal circuitry. Internal protection functions are provided for undervoltage lockout, GVDD fault, MOSFET overcurrent, MOSFET short circuit, and overtemperature. Fault conditions are indicated on nFAULT pin.

下載 觀看有字幕稿的影片 影片

您可能會感興趣的類似產品

open-in-new 比較替代產品
功能相似於所比較的產品。
DRV8300 現行 具有自舉二極體的最大 100-V 簡單 3 相閘極驅動器 PVDD supply higher 5-100 V
DRV8323 現行 具電流分流放大器的 65-V 最大 3 相智慧型閘極驅動器 PVDD supply 6-60 V with current sense amplifiers
DRV8328 現行 60 V 1000/2000 mA 3 相閘極驅動器 DRV8328 has no current sense amplifier for customer who is looking for external current sense implementations
DRV8320 現行 65 V 最大 3 相智慧型閘極驅動器 PVDD supply 6-60 V

技術文件

找不到結果。請清除您的搜尋條件,然後再試一次。
檢視所有 4
重要文件 類型 標題 格式選項 下載最新的英文版本 日期
* 資料表 DRV8329 4.5 to 60 V Three-phase BLDC Gate Driver datasheet (Rev. B) PDF | HTML 2024/12/16
技術文章 Selecting the right level of integration to meet motor design requirements PDF | HTML 2024/1/4
應用說明 Power Delivery in Cordless Power Tools Using DRV8329 PDF | HTML 2022/9/15
證書 DRV8329AEVM EU RoHS Declaration of Conformity (DoC) 2022/3/22

設計與開發

如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。

開發板

DRV8329AEVM — 適用於三相 BLDC 閘極驅動器的 DRV8329A 評估模組

DRV8329AEVM 是以 BLDC 馬達 DRV8329A 閘極驅動器為基礎的 30-A、3 相無刷 DC 驅動級。DRV8329 包含三個二極體以供靴帶運作,無需使用外部二極體。此產品包含用於低壓側電流量測的電流分流放大器、80-mA 低壓差線性穩壓器、失效時間控制針腳、VDS 過電流位準針腳,以及閘極驅動器關閉針腳。EVM 包含開關、電位計和電阻器,可評估這些設定,以及 DRV8329 產品 A 變體 (6x PWM) 和 B 變體 (3x PWM) 的可配置性。

可向 EVM 提供最高 60 V 電壓,DRV8329 整合式低壓差線性穩壓器則可產生靴帶式 GVDD (...)

使用指南: PDF | HTML
支援產品和硬體
有庫存
限制:
??asset.out-of-stock-ti_zh_TW??
無法提供
快速入門

MSP-MOTOR-CONTROL — MSPM0 Firmware solutions for motor control applications

MSP 馬達控制為一系列軟體、工具和範例,可在 30 分鐘或更短時間內運用 MSPM0 Arm® Cortex® M0+ MCU 和熱門馬達驅動器解決方案來運轉馬達。

MSP 馬達控制提供可轉動有刷、步進與三相馬達的受支援硬體套件範例,具備最佳性能、整合性與易用性的感測和無感測器控制演算法。透過訂購硬體、連接馬達及使用我們的圖形使用者介面或線上程式碼範例,可隨時運轉您的馬達。

支援產品和硬體
計算工具

BLDC-MAX-QG-MOSFET-CALCULATOR — Calculate the maximum QG MOSFET for your motor driver

Calculate the maximum QG MOSFET that can be driven based on the PWM switching frequency, algorithm type, and additional external capacitance.
支援產品和硬體
計算工具

SLVRBM5 — BLDC Gate Resistor Calculator

支援產品和硬體
封裝 針腳 CAD 符號、佔位空間與 3D 模型
WQFN (REE) 36 Ultra Librarian

訂購與品質

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

內容係由 TI 和社群貢獻者依「現狀」提供,且不構成 TI 規範。檢視使用條款

若有關於品質、封裝或訂購 TI 產品的問題,請參閱 TI 支援。​​​​​​​​​​​​​​

影片