產品詳細資料

Sample rate (max) (Msps) 40 Resolution (Bits) 8 Number of input channels 1 Interface type Parallel CMOS Analog input BW (MHz) 75 Features Low Power Rating Catalog Peak-to-peak input voltage range (V) 2 Power consumption (typ) (mW) 85 Architecture Flash SNR (dB) 47 ENOB (bit) 7.64 SFDR (dB) 42 Operating temperature range (°C) -40 to 85 Input buffer No
Sample rate (max) (Msps) 40 Resolution (Bits) 8 Number of input channels 1 Interface type Parallel CMOS Analog input BW (MHz) 75 Features Low Power Rating Catalog Peak-to-peak input voltage range (V) 2 Power consumption (typ) (mW) 85 Architecture Flash SNR (dB) 47 ENOB (bit) 7.64 SFDR (dB) 42 Operating temperature range (°C) -40 to 85 Input buffer No
SOP (NS) 24 117 mm² 15 x 7.8 TSSOP (PW) 24 49.92 mm² 7.8 x 6.4
  • 8-Bit Resolution
  • Differential Linearity Error
    • ±0.3 LSB Typ, ±1 LSB Max (25°C)
    • ±1 LSB Max
  • Integral Linearity Error
    • ±0.6 LSB, ±0.75 LSB Max (25°C)
    • ±1 LSB Max
  • Maximum Conversion Rate of 40 Megasamples Per Second (MSPS) Max
  • Internal Sample and Hold Function
  • 5-V Single Supply Operation
  • Low Power Consumption...85 mW Typ
  • Analog Input Bandwidth...≥75 MHz Typ
  • Internal Reference Voltage Generators
  • applications
    • Quadrature Amplitude Modulation (QAM) and Quadrature Phase Shift Keying (QPSK) Demodulators
    • Digital Television
    • Charge-Coupled Device (CCD) Scanners
    • Video Conferencing
    • Digital Set-Top Box
    • Digital Down Converters
    • High-Speed Digital Signal Processor Front End
  • 8-Bit Resolution
  • Differential Linearity Error
    • ±0.3 LSB Typ, ±1 LSB Max (25°C)
    • ±1 LSB Max
  • Integral Linearity Error
    • ±0.6 LSB, ±0.75 LSB Max (25°C)
    • ±1 LSB Max
  • Maximum Conversion Rate of 40 Megasamples Per Second (MSPS) Max
  • Internal Sample and Hold Function
  • 5-V Single Supply Operation
  • Low Power Consumption...85 mW Typ
  • Analog Input Bandwidth...≥75 MHz Typ
  • Internal Reference Voltage Generators
  • applications
    • Quadrature Amplitude Modulation (QAM) and Quadrature Phase Shift Keying (QPSK) Demodulators
    • Digital Television
    • Charge-Coupled Device (CCD) Scanners
    • Video Conferencing
    • Digital Set-Top Box
    • Digital Down Converters
    • High-Speed Digital Signal Processor Front End

The TLC5540 is a high-speed, 8-bit analog-to-digital converter (ADC) that converts at sampling rates up to 40 megasamples per second (MSPS). Using a semiflash architecture and CMOS process, the TLC5540 is able to convert at high speeds while still maintaining low power consumption and cost. The analog input bandwidth of 75 MHz (typ) makes this device an excellent choice for undersampling applications. Internal resistors are provided to generate 2-V full-scale reference voltages from a 5-V supply, thereby reducing external components. The digital outputs can be placed in a high impedance mode. The TLC5540 requires only a single 5-V supply for operation.

The TLC5540 is a high-speed, 8-bit analog-to-digital converter (ADC) that converts at sampling rates up to 40 megasamples per second (MSPS). Using a semiflash architecture and CMOS process, the TLC5540 is able to convert at high speeds while still maintaining low power consumption and cost. The analog input bandwidth of 75 MHz (typ) makes this device an excellent choice for undersampling applications. Internal resistors are provided to generate 2-V full-scale reference voltages from a 5-V supply, thereby reducing external components. The digital outputs can be placed in a high impedance mode. The TLC5540 requires only a single 5-V supply for operation.

下載 觀看有字幕稿的影片 影片

您可能會感興趣的類似產品

open-in-new 比較替代產品
功能相似於所比較的產品
ADC08060 現行 具內部取樣和保持功能的 8 位元 60MSPS 1.3mW/MSPS 類比轉數位轉換器 (ADC) 8 bit, 1 ch, 60 MSPS

技術文件

star =TI 所選的此產品重要文件
找不到結果。請清除您的搜尋條件,然後再試一次。
檢視所有 9
類型 標題 日期
* Data sheet TLC5540: 8-Bit High-Speed Analog-to-Digital Converter datasheet (Rev. D) 2004年 4月 19日
Application note Driving High-Speed ADCs: Circuit Topologies and System-Level Parameters (Rev. A) 2010年 9月 10日
Application note Smart Selection of ADC/DAC Enables Better Design of Software-Defined Radio 2009年 4月 28日
Application note CDCE62005 as Clock Solution for High-Speed ADCs 2008年 9月 4日
Application note CDCE72010 as a Clocking Solution for High-Speed Analog-to-Digital Converters 2008年 6月 8日
Application note Phase Noise Performance and Jitter Cleaning Ability of CDCE72010 2008年 6月 2日
User guide TLC5540/TLC5510/TLC5510A EVM (Rev. D) 2002年 7月 29日
Application note Interfacing the TLC5540 Analog To Digital Converter to the TMS320C203-80 DSP 1998年 3月 1日
Application note Interfacing A/D Converters TLC5540/10 to the DSKplus DSP Starter Kit TMS320C54x 1997年 4月 1日

設計與開發

如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。

模擬工具

PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
封裝 引腳 下載
SOP (NS) 24 檢視選項
TSSOP (PW) 24 檢視選項

訂購與品質

內含資訊:
  • RoHS
  • REACH
  • 產品標記
  • 鉛塗層/球物料
  • MSL 等級/回焊峰值
  • MTBF/FIT 估算值
  • 材料內容
  • 資格摘要
  • 進行中可靠性監測
內含資訊:
  • 晶圓廠位置
  • 組裝地點

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

內容係由 TI 和社群貢獻者依「現狀」提供,且不構成 TI 規範。檢視使用條款

若有關於品質、封裝或訂購 TI 產品的問題,請參閱 TI 支援。​​​​​​​​​​​​​​

影片