TPD4E002
- IEC 61000-4-2 ESD Protection
- ±15-kV IEC 61000-4-2 Contact Discharge
- IEC 61000-4-5 Surge Protection
- 2.5-A Peak Pulse Current (8/20-µs Pulse)
- ANSI/ESDA/JEDEC JS-001
- ±15-kV Human Body Model (HBM)
- Four Unidirectional Voltage Suppression Diodes for use in ESD Protection
- I/O Breakdown Voltage, VBR = 6.1 V (Minimum)
- I/O Capacitance 11 pF (Typical)
- Low Leakage Current < 100 nA
- Very Small Printed-Circuit Board (PCB) Area < 2.6 mm2
- High Integration
- Suitable for High-Density Boards
The TPD4E002 device is a transient voltage suppressor (TVS) designed to protect up to four lines against electrostatic discharge (ESD) transients. The monolithic circuit design allows superior capacitance matching between the channels and reduced crosstalk. This device is ideal for applications where both reduced line capacitance and board space-saving are required.
技術文件
找不到結果。請清除您的搜尋條件，然後再試一次。
檢視所有 6 | 類型 | 標題 | 日期 | ||
|---|---|---|---|---|
| * | Data sheet | TPD4E002 Quad Low-Capacitance Array with ±15-kV ESD Protection datasheet (Rev. F) | PDF | HTML | 2016年 11月 18日 |
| Application brief | ESD Protection for GPIO | PDF | HTML | 2024年 1月 8日 | |
| Selection guide | System-Level ESD Protection Guide (Rev. D) | 2022年 9月 7日 | ||
| Application note | ESD Packaging and Layout Guide (Rev. B) | PDF | HTML | 2022年 8月 18日 | |
| White paper | Designing USB for short-to-battery tolerance in automotive environments | 2016年 2月 10日 | ||
| Analog Design Journal | Design Considerations for System-Level ESD Circuit Protection | 2012年 9月 25日 |
設計與開發
如需其他條款或必要資源，請按一下下方的任何標題以檢視詳細頁面 (如有)。
開發板
ESDEVM — 通用 ESD 評估模組
<p>The electrostatic-sensitive device (ESD) evaluation module (EVM) is a development platform for most of our ESD portfolio. The board comes with all traditional ESD footprints in order to test any number of devices. Devices can be soldered onto their respect footprint and then tested.</p>
(...)
模擬工具
PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具
PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
模擬工具
TINA-TI — 基於 SPICE 的類比模擬程式
TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)
使用指南: PDF
參考設計
PMP40280 — 雙向電池初始化系統控制電路板參考設計
The PMP40280 is a battery initialization reference design solution for automotive and battery applications. The MCU TM4C123GH6PZ sets charging/discharging current and real time monitors battery voltage and charging/discharging current. It will calibrate system gain error to meet (...)
| 封裝 | 引腳 | 下載 |
|---|---|---|
| SOT-5X3 (DRL) | 5 | 檢視選項 |
訂購與品質
內含資訊：
- RoHS
- REACH
- 產品標記
- 鉛塗層/球物料
- MSL 等級/回焊峰值
- MTBF/FIT 估算值
- 材料內容
- 資格摘要
- 進行中可靠性監測
內含資訊：
- 晶圓廠位置
- 組裝地點
建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。