TPS51103
- Wide Input Voltage Range: 4.5 V to 28 V
- 5-V/3.3-V, 100-mA, LDO Output
- Glitch Free Switch Over Circuit
- Always-On 3.3-V, 5-mA LDO Output for RTC
- 250 kHz Clock Output for Charge Pump
- Thermal Shutdown (Non-latch)
- 10Ld QFN (DRC) Package
- APPLICATIONS
- Notebook Computers
- Mobile Digital Consumer Products
The TPS51103 integrates three LDOs. The 5-V and 3.3-V LDOs are both rated at 100 mA and also include a glitch-free switch-over feature allowing for optimized battery life. An additional 3.3-V LDO is designed to provide an always on power output for the real time clock (RTC). The TPS51103 integrates a clock output to use with an external charge pump. The TPS51103 offers an innovative solution for optimizing the complex and multiple power rails typically found in a Notebook Computer. The TPS51103 is available in the 10-pin QFN package and is specified from 40°C to 85°C.
技術文件
找不到結果。請清除您的搜尋條件,然後再試一次。
檢視所有 4 類型 | 標題 | 日期 | ||
---|---|---|---|---|
* | Data sheet | Integrated LDO With Switch-Over Circuit datasheet | 2008年 1月 9日 | |
Application note | LDO Noise Demystified (Rev. B) | PDF | HTML | 2020年 8月 18日 | |
Application note | LDO PSRR Measurement Simplified (Rev. A) | PDF | HTML | 2017年 8月 9日 | |
EVM User's guide | Using the TPS51103EVM (Rev. A) | 2008年 9月 1日 |
設計與開發
如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。
模擬型號
TPS51103 Unencrypted PSpice Transient Model Package (Rev. A)
SLIM090A.ZIP (1440 KB) - PSpice Model
封裝 | 引腳 | 下載 |
---|---|---|
VSON (DRC) | 10 | 檢視選項 |
訂購與品質
內含資訊:
- RoHS
- REACH
- 產品標記
- 鉛塗層/球物料
- MSL 等級/回焊峰值
- MTBF/FIT 估算值
- 材料內容
- 資格摘要
- 進行中可靠性監測
內含資訊:
- 晶圓廠位置
- 組裝地點