text.skipToContent text.skipToNavigation

CD74HC4017NSR ACTIVE

High Speed CMOS Logic Decade Counter/Divider with 10 Decoded Outputs

Same as: CD74HC4017NSRE4   This part number is identical to the part number listed above. You can only order quantities of the part number listed above.

US ECCN: EAR99 US/Local Export Classification Number

Inventory:

Quality information

RoHS Yes
REACH Yes
Lead finish / Ball material NIPDAU
MSL rating / Peak reflow Level-1-260C-UNLIM
Quality, reliability
& packaging information

Information included:

  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring
View or download

Packaging information

Package | Pins Package qty | Carrier: Operating temperature range (°C)
SOP (NS) | 16 2,000 | LARGE T&R -55 to 125
Package | Pins SOP (NS) | 16
Package qty | Carrier: 2,000 | LARGE T&R
Operating temperature range (°C) -55 to 125
View TI packaging information

Features for the CD74HC4017

  • Fully Static Operation
  • Buffered Inputs
  • Common Reset
  • Positive Edge Clocking
  • Typical fMAX = 50MHz at VCC =5V,CL = 15pF, TA =25°C
  • Fanout (Over Temperature Range)
    • Standard Outputs. . . . . . . . . . . . . . . 10 LSTTL Loads
    • Bus Driver Outputs . . . . . . . . . . . . . 15 LSTTL Loads
  • Wide Operating Temperature Range . . . -55°C to 125°C
  • Balanced Propagation Delay and Transition Times
  • Significant Power Reduction Compared to LSTTL Logic ICs
  • HC Types
    • 2V to 6V Operation
    • High Noise Immunity: NIL = 30%, NIH = 30% of VCC at VCC = 5V

Description for the CD74HC4017

The ’HC4017 is a high speed silicon gate CMOS 5-stage Johnson counter with 10 decoded outputs. Each of the decoded outputs is normally low and sequentially goes high on the low to high transition clock period of the 10 clock period cycle. The CARRY (TC) output transitions low to high after OUTPUT 10 goes low, and can be used in conjunction with the CLOCK ENABLE (CE\) to cascade several stages. The CLOCK ENABLE input disables counting when in the high state. A RESET (MR) input is also provided which when taken high sets all the decoded outputs, except "0", low.

The device can drive up to 10 low power Schottky equivalent loads.

Pricing


Qty Price (USD)
1-99 0.465
100-249 0.316
250-999 0.244
1,000+ 0.162