Startseite Energiemanagement Linear- und Low-Dropout-Regler (LDO)

TPS74401

AKTIV

Rauscharmer, einstellbarer Spannungsregler mit extrem niedrigem Dropout, 3 A, niedriger VIN (0,8 V),

Produktdetails

Output options Adjustable Output Iout (max) (A) 3 Vin (max) (V) 5.5 Vin (min) (V) 0.8 Vout (max) (V) 3.6 Vout (min) (V) 0.8 Noise (µVrms) 13 Iq (typ) (mA) 3 Thermal resistance θJA (°C/W) 27 Rating Catalog Load capacitance (min) (µF) 0 Regulated outputs (#) 1 Features Enable, Power good, Soft start Accuracy (%) 1 PSRR at 100 KHz (dB) 50 Dropout voltage (Vdo) (typ) (mV) 115 Operating temperature range (°C) -40 to 125
Output options Adjustable Output Iout (max) (A) 3 Vin (max) (V) 5.5 Vin (min) (V) 0.8 Vout (max) (V) 3.6 Vout (min) (V) 0.8 Noise (µVrms) 13 Iq (typ) (mA) 3 Thermal resistance θJA (°C/W) 27 Rating Catalog Load capacitance (min) (µF) 0 Regulated outputs (#) 1 Features Enable, Power good, Soft start Accuracy (%) 1 PSRR at 100 KHz (dB) 50 Dropout voltage (Vdo) (typ) (mV) 115 Operating temperature range (°C) -40 to 125
TO-263 (KTW) 7 153.924 mm² 10.1 x 15.24 VQFN (RGR) 20 12.25 mm² 3.5 x 3.5 VQFN (RGW) 20 25 mm² 5 x 5
  • Input Voltage Range: 1.1 V to 5.5 V
  • Soft-Start (SS) Pin Provides a Linear Startup With Ramp Time Set by External Capacitor
  • 1% Accuracy Over Line, Load, and Temperature
  • Supports Input Voltages as Low as 0.9 V With External Bias Supply
  • Adjustable Output: 0.8 V to 3.6 V
  • Ultra-Low Dropout: 115 mV at 3.0 A (typical)
  • Stable With Any or No Output Capacitor
  • Excellent Transient Response
  • Open-Drain Power-Good (VQFN Only)
  • Packages: 5-mm × 5-mm × 1-mm VQFN (RGW), 3.5-mm × 3.5-mm VQFN (RGR), and DDPAK
  • Input Voltage Range: 1.1 V to 5.5 V
  • Soft-Start (SS) Pin Provides a Linear Startup With Ramp Time Set by External Capacitor
  • 1% Accuracy Over Line, Load, and Temperature
  • Supports Input Voltages as Low as 0.9 V With External Bias Supply
  • Adjustable Output: 0.8 V to 3.6 V
  • Ultra-Low Dropout: 115 mV at 3.0 A (typical)
  • Stable With Any or No Output Capacitor
  • Excellent Transient Response
  • Open-Drain Power-Good (VQFN Only)
  • Packages: 5-mm × 5-mm × 1-mm VQFN (RGW), 3.5-mm × 3.5-mm VQFN (RGR), and DDPAK

The TPS74401 low-dropout (LDO) linear regulators provide an easy-to-use robust power-management solution for a wide variety of applications. The user-programmable soft-start minimizes stress on the input power source by reducing capacitive inrush current on start-up. The soft-start is monotonic and well-suited for powering many different types of processors and application-specific integrated circuits (ASICs). The enable input and power-good output allow easy sequencing with external regulators. This complete flexibility lets the user configure a solution that meets the sequencing requirements of field-programmable gate arrays (FPGAs), digital signal processors (DSPs), and other applications with specific start-up requirements.

A precision reference and error amplifier deliver 1% accuracy over load, line, temperature, and process. The TPS74401 family of LDOs is stable without an output capacitor or with ceramic output capacitors. The device family is fully specified from TJ = –40°C to 125°C. The TPS74401 is offered in two 20-pin small VQFN packages (a 5-mm × 5-mm RGW and a
3.5-mm × 3.5-mm RGR package), yielding a highly compact total solution size. For applications that require additional power dissipation, the DDPAK (KTW) package is also available.

The TPS74401 low-dropout (LDO) linear regulators provide an easy-to-use robust power-management solution for a wide variety of applications. The user-programmable soft-start minimizes stress on the input power source by reducing capacitive inrush current on start-up. The soft-start is monotonic and well-suited for powering many different types of processors and application-specific integrated circuits (ASICs). The enable input and power-good output allow easy sequencing with external regulators. This complete flexibility lets the user configure a solution that meets the sequencing requirements of field-programmable gate arrays (FPGAs), digital signal processors (DSPs), and other applications with specific start-up requirements.

A precision reference and error amplifier deliver 1% accuracy over load, line, temperature, and process. The TPS74401 family of LDOs is stable without an output capacitor or with ceramic output capacitors. The device family is fully specified from TJ = –40°C to 125°C. The TPS74401 is offered in two 20-pin small VQFN packages (a 5-mm × 5-mm RGW and a
3.5-mm × 3.5-mm RGR package), yielding a highly compact total solution size. For applications that require additional power dissipation, the DDPAK (KTW) package is also available.

Herunterladen Video mit Transkript ansehen Video

Ähnliche Produkte, die für Sie interessant sein könnten

Gleiche Funktionalität, gleiche Pinbelegung wie verglichener Baustein
TPS74901 AKTIV Einstellbarer Spannungsregler mit extrem niedrigem Dropout, 3 A, niedrige VIN (0,8 V), mit Power Goo 3-A, low-VIN (0.8 V), adjustable ultra-low-dropout voltage regulator with Power-Good & enable

Technische Dokumentation

star =Von TI ausgewählte Top-Empfehlungen für dieses Produkt
Keine Ergebnisse gefunden. Bitte geben Sie einen anderen Begriff ein und versuchen Sie es erneut.
Alle anzeigen 15
Typ Titel Datum
* Data sheet TPS74401 3.0-A, Ultra-LDO with Programmable Soft-Start datasheet (Rev. R) PDF | HTML 06 Apr 2016
Application note LDO Noise Demystified (Rev. B) PDF | HTML 18 Aug 2020
Application note Using Thermal Calculation Tools for Analog Components (Rev. A) 30 Aug 2019
Application note A Topical Index of TI LDO Application Notes (Rev. F) 27 Jun 2019
Selection guide Low Dropout Regulators Quick Reference Guide (Rev. P) 21 Mär 2018
Application note LDO PSRR Measurement Simplified (Rev. A) PDF | HTML 09 Aug 2017
Analog Design Journal 4Q 2012 Issue Analog Applications Journal 25 Sep 2012
Analog Design Journal LDO noise examined in detail 25 Sep 2012
Application note Power Solution Using Discrete DC/DC Converters and LDOs (Rev. B) 26 Aug 2010
Application note Power Ref Design for TMS320C6472, 12-Vin Digital Pwr Cntrlrs, and LDOs (Rev. A) 24 Mai 2010
Application note Pwr Ref Design f/'C6472 12-Vin Digital Pwr Controllers and LDOs 28 Apr 2010
Application note 'C6472 12Vin Flexible Pwr Design Using DCDC Controllers and LDOs (8x C6472) 26 Mär 2010
Application note Using New Thermal Metrics 15 Dez 2009
Analog Design Journal A 3-A, 1.2-Vout linear regulator with 80% efficiency and Plost < 1W 10 Okt 2006
EVM User's guide TPS74x01EVM-118 User's Guide 20 Jun 2006

Design und Entwicklung

Weitere Bedingungen oder erforderliche Ressourcen enthält gegebenenfalls die Detailseite, die Sie durch Klicken auf einen der unten stehenden Titel erreichen.

Evaluierungsplatine

DAC38RF80EVM — DAC38RF80 Zweikanal, 14 Bit, 9 GSPS, 6x–24x interpolierend, 6 und 9 GHz-PLL-DAC – Evaluierungsmodul

The DAC38RF80EVM is the circuit board for evaluating DAC38RF80/84/90 digital-to-analog converters (DACs). The EVM can be used to evaluate the performance of the DAC up to 9-GSPS sampling rate. It is designed to work with the FPGA-based pattern generator card TSW14J56EVM (Rev B and up). The (...)

Benutzerhandbuch: PDF
Evaluierungsplatine

DAC38RF82EVM — DAC38RF82 – interpolierender PLL-DAC, 1x-24x, zwei Kanäle, 14 Bit, 9 GSPS, 6 & 9 GHz – Evaluierungsm

The DAC38RF82EVM is the circuit board for evaluating DAC38RF82/83/85/93 digital to analog converters (DACs). The EVM can be used to evaluate the performance of the DAC up to 9GSPS sampling rate and it is designed to work with the TSW14J56 EVM. The available FMC connector also makes it possible to (...)
Benutzerhandbuch: PDF
Evaluierungsplatine

DAC38RF89EVM — DAC38RF89 Zweikanal, 14 Bit, 8,4 GSPS, 1x–24x interpolierend, 5 und 7,5 GHz-PLL-DAC – Evaluierungsmo

The DAC38RF89 evaluation module (EVM) is the circuit board for evaluating DAC38RF89 digital-to-analog converters (DACs). The DAC38RFEVM can be used to evaluate the performance of the DAC up to 9-GSPS sampling rate and is designed to work with the TSW14J56EVM (Rev B and up). The available FMC (...)

Benutzerhandbuch: PDF
Evaluierungsplatine

TPS74401EVM-118 — TPS74401-Evaluierungsmodul

The TPS74401EVM-118 evaluation module (EVM) is designed to help the user easily evaluate and test the operation and functionality of the TPS74401 LDO linear regulator. The EVM uses the TPS74401, 3 A linear regulator with programmable soft-start and integrated power good (PG). Refer to (...)

Benutzerhandbuch: PDF
Simulationsmodell

TPS74401 PSpice Transient Model (Rev. B)

SLIM008B.ZIP (63 KB) - PSpice Model
Simulationsmodell

TPS74401 TINA-TI DC Reference Design

SLIM010.TSC (120 KB) - TINA-TI Reference Design
Simulationsmodell

TPS74401 TINA-TI Transient Reference Design

SLIM009.TSC (89 KB) - TINA-TI Reference Design
Simulationsmodell

TPS74401 TINA-TI Transient Spice Model

SLIM011.ZIP (35 KB) - TINA-TI Spice Model
Simulationsmodell

TPS74401 Unencrypted PSpice Transient Model

SBVM619.ZIP (3 KB) - PSpice Model
Schaltplan

PMP5149 1

SLVR354.PDF (150 KB)
Schaltplan

PMP5149 2

SLVR355.PDF (141 KB)
Schaltplan

PMP5149 3

SLVR356.PDF (193 KB)
Referenzdesigns

TIDA-01215 — Stromversorgungs-Referenzdesign zur Optimierung von Spur und Phasenrauschen in RF-Abtast-DACs

This reference design provides an efficient power supply scheme to power-up the RF-sampling DAC38RF8x digital-to-analog data converter (DAC) without sacrificing performance and also reduces board area and BOM. The reference design uses both DC/DC switchers and an LDO to power-up the DAC38RF8x (...)
Design guide: PDF
Schaltplan: PDF
Referenzdesigns

TIDA-01240 — S-Band-Radarsender mit RF-Abtastung – Referenzdesign

Synthesis of waveforms appropriate for an S-band multifunction phased array radar (MPAR) is demonstrated with an RF sampling architecture utilizing the DAC38RF80, a 9GSPS 16-bit digital-to-analog converter (DAC). The RF sampling transmit architecture simplifies the signal chain, bringing the data (...)
Design guide: PDF
Schaltplan: PDF
Referenzdesigns

TIDA-01084 — Kontinuierlicher, phasengesteuerter Multitongenerator: DC bis 6-GHz RF-Abtast-DAC – Referenzdesign

The TIDA-01084 reference design demonstrates the use of RF sampling DAC to generate continuous phase-aligned multitone waveforms. With four 48-bit independent NCOs, the 14-bit, 9GSPS DAC38RF83 can generate four CW tones placed anywhere within the first Nyquist zone or up to 6 GHz in the second.

This (...)

Design guide: PDF
Schaltplan: PDF
Referenzdesigns

TIDA-00352 — Referenzdesign für SDI-Video-Aggregation

This verified reference design is a complete four channel SDI aggregation and de-aggregation solution. One TLK10022 is used to aggregate four synchronous HD-SDI sources together into one 5.94 Gbps serial link. The serial data is transferred via copper or optical fiber where a second TLK10022 is (...)
Test report: PDF
Schaltplan: PDF
Referenzdesigns

TIDA-00309 — Referenzdesign für DisplayPort-Video-Aggregation 4:1

This verified reference design is a complete four channel DisplayPort aggregation and de-aggregation solution. One TLK10022 is used to aggregate four synchronous DisplayPort (DP) sources together into one 10.8 Gbps serial link. The serial data is transferred via copper or optical fiber where a (...)
Test report: PDF
Schaltplan: PDF
Referenzdesigns

TIDA-00270 — Doppel-LDOs zur Stromsymmetrierung

This power supply topology is capable of sourcing 6A via two LDOs operating in parallel. The solution sources current evenly between the two TPS74401’s, each capable of supplying 3A. This design allows for higher currents to be supplied than is typically possible with a single LDO. It also (...)
Design guide: PDF
Schaltplan: PDF
Referenzdesigns

TIDA-00269 — Gigabit Ethernet Link-Aggregator – Referenzdesign

The Gigabit Ethernet Link Aggregator reference design features the TLK10081 device which is a multi-rate link aggregator intended for use in high-speed bi-directional point-to-point data transmission systems to reduce the number of physical links by multiplexing lower speed serial links into higher (...)
Test report: PDF
Schaltplan: PDF
Referenzdesigns

TIDA-00234 — Zweikanal-XAUI-zu-SFI-Referenzdesign für Systeme mit zwei oder mehr optischen SFP+-Ports

The TIDA-00234 XAUI to SFI reference design is intended for Enterprise and Service Provider Networking applications like Ethernet Switches and Routers that implement multiple 10G Ethernet compliant Optical (SFP+) ports. This reference design features the TLK10232 device which is the most compact (...)
Test report: PDF
Schaltplan: PDF
Referenzdesigns

TIDA-00069 — FPGA-Firmware-Beispiel zum Anbinden von Altera-FPGAs an Highspeed-Datenwandler mit LVDS-Schnittstell

This reference design and the associated example Verilog code can be used as a starting point for interfacing Altera FPGAs to Texas Instruments' high-speed LVDS-interface analog-to-digital converters (ADC) and digital-to-analog converters (DAC). The firmware implementation is explained and the (...)
Benutzerhandbuch: PDF
Schaltplan: PDF
Gehäuse Pins Herunterladen
TO-263 (KTW) 7 Optionen anzeigen
VQFN (RGR) 20 Optionen anzeigen
VQFN (RGW) 20 Optionen anzeigen

Bestellen & Qualität

Beinhaltete Information:
  • RoHS
  • REACH
  • Bausteinkennzeichnung
  • Blei-Finish/Ball-Material
  • MSL-Rating / Spitzenrückfluss
  • MTBF-/FIT-Schätzungen
  • Materialinhalt
  • Qualifikationszusammenfassung
  • Kontinuierliches Zuverlässigkeitsmonitoring
Beinhaltete Information:
  • Werksstandort
  • Montagestandort

Empfohlene Produkte können Parameter, Evaluierungsmodule oder Referenzdesigns zu diesem TI-Produkt beinhalten.

Support und Schulungen

TI E2E™-Foren mit technischem Support von TI-Ingenieuren

Inhalte werden ohne Gewähr von TI und der Community bereitgestellt. Sie stellen keine Spezifikationen von TI dar. Siehe Nutzungsbedingungen.

Bei Fragen zu den Themen Qualität, Gehäuse oder Bestellung von TI-Produkten siehe TI-Support. ​​​​​​​​​​​​​​

Videos