SNVSA21H May 2014 – April 2025 LP8860-Q1
PRODUCTION DATA
In this mode the PWM input duty cycle value is multiplied with the 16-bit <DISP_CL1_BRT[15:0]> register value to achieve the LED output PWM.