SLAS865F October   2014  – December 2021 MSP430FR4131 , MSP430FR4132 , MSP430FR4133


  1. Features
  2. Applications
  3. Description
  4. Functional Block Diagram
  5. Revision History
  6. Device Comparison
    1. 6.1 Related Products
  7. Terminal Configuration and Functions
    1. 7.1 Pin Diagrams
    2. 7.2 Signal Descriptions
    3. 7.3 Pin Multiplexing
    4. 7.4 Connection of Unused Pins
  8. Specifications
    1. 8.1  Absolute Maximum Ratings
    2. 8.2  ESD Ratings
    3. 8.3  Recommended Operating Conditions
    4. 8.4  Active Mode Supply Current Into VCC Excluding External Current
    5. 8.5  Active Mode Supply Current Per MHz
    6. 8.6  Low-Power Mode LPM0 Supply Currents Into VCC Excluding External Current
    7. 8.7  Low-Power Mode LPM3, LPM4 Supply Currents (Into VCC) Excluding External Current
    8. 8.8  Low-Power Mode LPMx.5 Supply Currents (Into VCC) Excluding External Current
    9. 8.9  Typical Characteristics, Low-Power Mode Supply Currents
    10. 8.10 Current Consumption Per Module
    11. 8.11 Thermal Characteristics
    12. 8.12 Timing and Switching Characteristics
      1. 8.12.1  Power Supply Sequencing
        1. PMM, SVS and BOR
      2. 8.12.2  Reset Timing
        1. Wake-up Times From Low-Power Modes and Reset
      3. 8.12.3  Clock Specifications
        1. XT1 Crystal Oscillator (Low Frequency)
        2. DCO FLL, Frequency
        3. REFO
        4. Internal Very-Low-Power Low-Frequency Oscillator (VLO)
        5. Module Oscillator Clock (MODCLK)
      4. 8.12.4  Digital I/Os
        1. Digital Inputs
        2. Digital Outputs
        3. Digital I/O Typical Characteristics
      5. 8.12.5  Timer_A
        1. Timer_A
      6. 8.12.6  eUSCI
        1. eUSCI (UART Mode) Operating Frequency
        2. eUSCI (UART Mode) Switching Characteristics
        3. eUSCI (SPI Master Mode) Operating Frequency
        4. eUSCI (SPI Master Mode) Switching Characteristics
        5. eUSCI (SPI Slave Mode) Switching Characteristics
        6. eUSCI (I2C Mode) Switching Characteristics
      7. 8.12.7  ADC
        1. ADC, Power Supply and Input Range Conditions
        2. ADC, 10-Bit Timing Parameters
        3. ADC, 10-Bit Linearity Parameters
      8. 8.12.8  LCD Controller
        1. LCD Recommended Operating Conditions
      9. 8.12.9  FRAM
        1. FRAM
      10. 8.12.10 Emulation and Debug
        1. JTAG and Spy-Bi-Wire Interface
  9. Detailed Description
    1. 9.1  CPU
    2. 9.2  Operating Modes
    3. 9.3  Interrupt Vector Addresses
    4. 9.4  Bootloader (BSL)
    5. 9.5  JTAG Standard Interface
    6. 9.6  Spy-Bi-Wire Interface (SBW)
    7. 9.7  FRAM
    8. 9.8  Memory Protection
    9. 9.9  Peripherals
      1. 9.9.1  Power Management Module (PMM) and On-Chip Reference Voltages
      2. 9.9.2  Clock System (CS) and Clock Distribution
      3. 9.9.3  General-Purpose Input/Output Port (I/O)
      4. 9.9.4  Watchdog Timer (WDT)
      5. 9.9.5  System Module (SYS)
      6. 9.9.6  Cyclic Redundancy Check (CRC)
      7. 9.9.7  Enhanced Universal Serial Communication Interface (eUSCI_A0, eUSCI_B0)
      8. 9.9.8  Timers (Timer0_A3, Timer1_A3)
      9. 9.9.9  Real-Time Clock (RTC) Counter
      10. 9.9.10 10-Bit Analog Digital Converter (ADC)
      11. 9.9.11 Liquid Crystal Display (LCD)
      12. 9.9.12 Embedded Emulation Module (EEM)
      13. 9.9.13 Input/Output Schematics
        1.  Port P1 Input/Output With Schmitt Trigger
        2.  Port P2 Input/Output With Schmitt Trigger
        3.  Port P3 Input/Output With Schmitt Trigger
        4.  Port P4.0 Input/Output With Schmitt Trigger
        5.  Port P4.1 and P4.2 Input/Output With Schmitt Trigger
        6.  Port 4.3, P4.4, P4.5, P4.6, and P4.7 Input/Output With Schmitt Trigger
        7.  Port P5.0, P5.1, P5.2, and P5.3 Input/Output With Schmitt Trigger
        8.  Port P5.4, P5.5, P5.6, and P5.7 Input/Output With Schmitt Trigger
        9.  Port P6 Input/Output With Schmitt Trigger
        10. Port P7 Input/Output With Schmitt Trigger
        11. Port P8.0 and P8.1 Input/Output With Schmitt Trigger
        12. Port P8.2 and P8.3 Input/Output With Schmitt Trigger
    10. 9.10 Device Descriptors (TLV)
    11. 9.11 Memory
      1. 9.11.1 Peripheral File Map
    12. 9.12 Identification
      1. 9.12.1 Revision Identification
      2. 9.12.2 Device Identification
      3. 9.12.3 JTAG Identification
  10. 10Applications, Implementation, and Layout
    1. 10.1 Device Connection and Layout Fundamentals
      1. 10.1.1 Power Supply Decoupling and Bulk Capacitors
      2. 10.1.2 External Oscillator
      3. 10.1.3 JTAG
      4. 10.1.4 Reset
      5. 10.1.5 Unused Pins
      6. 10.1.6 General Layout Recommendations
      7. 10.1.7 Do's and Don'ts
    2. 10.2 Peripheral- and Interface-Specific Design Information
      1. 10.2.1 ADC Peripheral
        1. Partial Schematic
        2. Design Requirements
        3. Layout Guidelines
      2. 10.2.2 LCD_E Peripheral
        1. Partial Schematic
        2. Design Requirements
        3. Detailed Design Procedure
        4. Layout Guidelines
      3. 10.2.3 Timer
        1. Generate Accurate PWM Using Internal Oscillator
    3. 10.3 Typical Applications
  11. 11Device and Documentation Support
    1. 11.1 Getting Started
    2. 11.2 Device Nomenclature
    3. 11.3 Tools and Software
    4. 11.4 Documentation Support
    5. 11.5 Support Resources
    6. 11.6 Trademarks
    7. 11.7 Electrostatic Discharge Caution
    8. 11.8 Export Control Notice
    9. 11.9 Glossary
  12. 12Mechanical, Packaging, and Orderable Information

Package Options

Mechanical Data (Package|Pins)
Thermal pad, mechanical data (Package|Pins)
Orderable Information

Documentation Support

The following documents describe the MSP430FR413x microcontrollers. Copies of these documents are available on the Internet at

Receiving Notification of Document Updates

To receive notification of documentation updates—including silicon errata—go to the product folder for your device on In the upper right corner, click the "Alert me" button. This registers you to receive a weekly digest of product information that has changed (if any). For change details, check the revision history of any revised document.


MSP430FR4133 Device Erratasheet

Describes the known exceptions to the functional specifications.

MSP430FR4132 Device Erratasheet

Describes the known exceptions to the functional specifications.

MSP430FR4131 Device Erratasheet

Describes the known exceptions to the functional specifications.

User's Guides

MSP430FR4xx and MSP430FR2xx Family User's Guide

Detailed description of all modules and peripherals available in this device family.

MSP430 FRAM Device Bootloader (BSL) User's Guide

The bootloader (BSL) on MSP430 MCUs lets users communicate with embedded memory in the MSP430 MCU during the prototyping phase, final production, and in service. Both the programmable memory (FRAM memory) and the data memory (RAM) can be modified as required.

MSP430 Programming With the JTAG Interface

This document describes the functions that are required to erase, program, and verify the memory module of the MSP430 flash-based and FRAM-based microcontroller families using the JTAG communication port. In addition, it describes how to program the JTAG access security fuse that is available on all MSP430 devices. This document describes device access using both the standard 4-wire JTAG interface and the 2-wire JTAG interface, which is also referred to as Spy-Bi-Wire (SBW).

MSP430 Hardware Tools User's Guide

This manual describes the hardware of the TI MSP-FET430 Flash Emulation Tool (FET). The FET is the program development tool for the MSP430 ultra-low-power microcontroller. Both available interface types, the parallel port interface and the USB interface, are described.

Application Reports

MSP430 FRAM Technology – How To and Best Practices

FRAM is a nonvolatile memory technology that behaves similar to SRAM while enabling a whole host of new applications, but also changing the way firmware should be designed. This application report outlines the how to and best practices of using FRAM technology in MSP430 from an embedded software development perspective. It discusses how to implement a memory layout according to application-specific code, constant, data space requirements, and the use of FRAM to optimize application energy consumption.

MSP430 32-kHz Crystal Oscillators

Selection of the right crystal, correct load circuit, and proper board layout are important for a stable crystal oscillator. This application report summarizes crystal oscillator function and explains the parameters to select the correct crystal for MSP430 ultra-low-power operation. In addition, hints and examples for correct board layout are given. The document also contains detailed information on the possible oscillator tests to ensure stable oscillator operation in mass production.

MSP430 System-Level ESD Considerations

System-level ESD has become increasingly demanding with silicon technology scaling towards lower voltages and the need for designing cost-effective and ultra-low-power components. This application report addresses three different ESD topics to help board designers and OEMs understand and design robust system-level designs.