SBASA91 December   2020 TLV320ADC3120


  1. Features
  2. Applications
  3. Description
  4. Revision History
  5. Device Comparison Table
  6. Pin Configuration and Functions
  7. Specifications
    1. 7.1  Absolute Maximum Ratings
    2. 7.2  ESD Ratings
    3. 7.3  Recommended Operating Conditions
    4. 7.4  Thermal Information
    5. 7.5  Electrical Characteristics
    6. 7.6  Timing Requirements: I2C Interface
    7. 7.7  Switching Characteristics: I2C Interface
    8. 7.8  Timing Requirements: TDM, I2S or LJ Interface
    9. 7.9  Switching Characteristics: TDM, I2S or LJ Interface
    10. 7.10 Timing Requirements: PDM Digital Microphone Interface
    11. 7.11 Switching Characteristics: PDM Digial Microphone Interface
    12. 7.12 Timing Diagrams
    13. 7.13 Typical Characteristics
  8. Detailed Description
    1. 8.1 Overview
    2. 8.2 Functional Block Diagram
    3. 8.3 Feature Description
      1. 8.3.1 Serial Interfaces
        1. Control Serial Interfaces
        2. Audio Serial Interfaces
          1. Time Division Multiplexed Audio (TDM) Interface
          2. Inter IC Sound (I2S) Interface
          3. Left-Justified (LJ) Interface
        3. Using Multiple Devices With Shared Buses
      2. 8.3.2 Phase-Locked Loop (PLL) and Clock Generation
      3. 8.3.3 Input Channel Configurations
      4. 8.3.4 Reference Voltage
      5. 8.3.5 Programmable Microphone Bias
      6. 8.3.6 Signal-Chain Processing
        1. Programmable Channel Gain and Digital Volume Control
        2. Programmable Channel Gain Calibration
        3. Programmable Channel Phase Calibration
        4. Programmable Digital High-Pass Filter
        5. Programmable Digital Biquad Filters
        6. Programmable Channel Summer and Digital Mixer
        7. Configurable Digital Decimation Filters
          1. Linear Phase Filters
            1. Sampling Rate: 8 kHz or 7.35 kHz
            2. Sampling Rate: 16 kHz or 14.7 kHz
            3. Sampling Rate: 24 kHz or 22.05 kHz
            4. Sampling Rate: 32 kHz or 29.4 kHz
            5. Sampling Rate: 48 kHz or 44.1 kHz
            6. Sampling Rate: 96 kHz or 88.2 kHz
            7. Sampling Rate: 192 kHz or 176.4 kHz
            8. Sampling Rate: 384 kHz or 352.8 kHz
            9. Sampling Rate 768 kHz or 705.6 kHz
          2. Low-Latency Filters
            1. Sampling Rate: 16 kHz or 14.7 kHz
            2. Sampling Rate: 24 kHz or 22.05 kHz
            3. Sampling Rate: 32 kHz or 29.4 kHz
            4. Sampling Rate: 48 kHz or 44.1 kHz
            5. Sampling Rate: 96 kHz or 88.2 kHz
            6. Sampling Rate 192 kHz or 176.4 kHz
          3. Ultra-Low Latency Filters
            1. Sampling Rate: 16 kHz or 14.7 kHz
            2. Sampling Rate: 24 kHz or 22.05 kHz
            3. Sampling Rate: 32 kHz or 29.4 kHz
            4. Sampling Rate: 48 kHz or 44.1 kHz
            5. Sampling Rate: 96 kHz or 88.2 kHz
            6. Sampling Rate 192 kHz or 176.4 kHz
            7. Sampling Rate 384 kHz or 352.8 kHz
      7. 8.3.7 Automatic Gain Controller (AGC)
      8. 8.3.8 Digital PDM Microphone Record Channel
      9. 8.3.9 Interrupts, Status, and Digital I/O Pin Multiplexing
    4. 8.4 Device Functional Modes
      1. 8.4.1 Sleep Mode or Software Shutdown
      2. 8.4.2 Active Mode
      3. 8.4.3 Software Reset
    5. 8.5 Programming
      1. 8.5.1 Control Serial Interfaces
        1. I2C Control Interface
          1. General I2C Operation
          2. I2C Single-Byte and Multiple-Byte Transfers
            1. I2C Single-Byte Write
            2. I2C Multiple-Byte Write
            3. I2C Single-Byte Read
            4. I2C Multiple-Byte Read
    6. 8.6 Register Maps
      1. 8.6.1 Device Configuration Registers
        1. TLV320ADC3120 Access Codes
      2. 8.6.2 Page 0 Registers
      3. 8.6.3 Page 1 Registers
      4. 8.6.4 Programmable Coefficient Registers
        1. Programmable Coefficient Registers: Page 2
        2. Programmable Coefficient Registers: Page 3
        3. Programmable Coefficient Registers: Page 4
  9. Application and Implementation
    1. 9.1 Application Information
    2. 9.2 Typical Applications
      1. 9.2.1 Two-Channel Analog Microphone Recording
        1. Design Requirements
        2. Detailed Design Procedure
          1. Example Device Register Configuration Script for EVM Setup
        3. Application Curves
      2. 9.2.2 Four-Channel Digital PDM Microphone Recording
        1. Design Requirements
        2. Detailed Design Procedure
          1. Example Device Register Configuration Script for EVM Setup
  10. 10Power Supply Recommendations
  11. 11Layout
    1. 11.1 Layout Guidelines
    2. 11.2 Layout Example
  12. 12Device and Documentation Support
    1. 12.1 Documentation Support
    2. 12.2 Receiving Notification of Documentation Updates
    3. 12.3 Support Resources
    4. 12.4 Trademarks
    5. 12.5 Electrostatic Discharge Caution
    6. 12.6 Glossary

Package Options

Mechanical Data (Package|Pins)
Thermal pad, mechanical data (Package|Pins)
Orderable Information

Signal-Chain Processing

The TLV320ADC3120 signal chain is comprised of very-low-noise, high-performance, and low-power analog blocks and highly flexible and programmable digital processing blocks. The high performance and flexibility combined with a compact package makes the TLV320ADC3120 optimized for a variety of end-equipments and applications that require multichannel audio capture. Figure 8-16 shows a conceptual block diagram that highlights the various building blocks used in the signal chain, and how the blocks interact in the signal chain.

GUID-32BEB1FF-A075-409B-A1F6-E73B68D3290C-low.gifFigure 8-16 Signal-Chain Processing Flowchart

The front-end PGA is very low noise, with a 120-dB dynamic range performance. Along with a low-noise and low-distortion, multibit, delta-sigma ADC, the front-end PGA enables the TLV320ADC3120 to record a far-field audio signal with very high fidelity, both in quiet and loud environments. Moreover, the ADC architecture has inherent antialias filtering with a high rejection of out-of-band frequency noise around multiple modulator frequency components. Therefore, the device prevents noise from aliasing into the audio band during ADC sampling. Further on in the signal chain, an integrated, high-performance multistage digital decimation filter sharply cuts off any out-of-band frequency noise with high stop-band attenuation.

The device also has an integrated programmable biquad filter that allows for custom low-pass, high-pass, or any other desired frequency shaping. Thus, the overall signal chain architecture removes the requirement to add external components for antialiasing low-pass filtering, and thus saves drastically on the external system component cost and board space. See the TLV320ADCx140 Integrated Analog Antialiasing Filter and Flexible Digital Filter application report for further details.

The signal chain also consists of various highly programmable digital processing blocks such as phase calibration, gain calibration, high-pass filter, digital summer or mixer, biquad filters, and volume control. The details on these processing blocks are discussed further in this section. The device also supports up to four digital PDM microphone recording channels when the analog record channels are not used. Channels 1 to 2 in the signal chain block diagram of Figure 8-16 are as described in this section, however, channels 3 to 4 only support the digital microphone recording option and do not support the digital summer or mixer option.

The desired input channels for recording can be enabled or disabled by using the IN_CH_EN (P0_R115) register, and the output channels for the audio serial interface can be enabled or disabled by using the ASI_OUT_EN (P0_R116) register. In general, the device supports simultaneous power-up and power-down of all active channels for simultaneous recording. However, based on the application needs, if some channels must be powered-up or powered-down dynamically when the other channel recording is on, then that use case is supported by setting the DYN_CH_PUPD_EN, P0_R117_D4 register bit to 1'b1.

The device supports an input signal bandwidth up to 80 kHz, which allows the high-frequency non-audio signal to be recorded by using a 176.4-kHz (or higher) sample rate.

For output sample rates of 48 kHz or lower, the device supports all features for 4-channel recording and various programmable processing blocks. However, for output sample rates higher than 48 kHz, there are limitations in the number of simultaneous channel recordings supported and the number of biquad filters and such. See the TLV320ADCx140 Sampling Rates and Programmable Processing Blocks Supported application report for further details.