SNAU318
June
2025
-
1
-
Description
-
Features
-
Applications
-
1Evaluation Module
Overview
- 1.1
Introduction
- 1.2
Kit Contents
- 1.3
Specifications
- 1.4
Device Information
-
2Hardware
- 2.1
Additional Images
- 2.2
Jumper Information
- 2.3
Multiplier Lock Detect Jumper
- 2.4
Setup
- 2.4.1
Evaluation Setup Requirement
- 2.4.2
Connection Diagram
- 2.5
Power Requirements
- 2.6
Reference Clock
- 2.7
Output Connections
- 2.8
Test Points
-
3Software
- 3.1
Software Description
- 3.2
Software Installation
- 3.3
USB2ANY Interface
-
4Implementation
Results
- 4.1
Buffer Mode
- 4.2
Multiplier and Divider Modes
- 4.3
Logic Clock
- 4.4
Programmable Delay
-
5Hardware Design Files
- 5.1
Schematics
- 5.2
PCB Layouts
- 5.3
Bill of Materials (BOM)
-
6Additional Information
- 6.1
Trademarks
Features
- 10MHz to 12.8GHz output frequency
- 4 high-frequency clocks with corresponding SYSREF outputs
- Shared divide by 2, 3, 4,
5, 6, 7, and 8
- Shared multiply by 2, 3,
4, 5, 6, 7, and 8
- Adjustable input delay up to 60ps with 1.1ps resolution
- Adjustable output delay up to 55ps with 0.9ps resolution
- 3.3V supply voltage (with onboard 2.5V LDOs for each device) or 2.5V supply
voltage (with LDOs bypassed)
- –40°C to +85°C operating
temperature