SN65DSI85-Q1 Automotive dual-channel MIPI DSI to dual-link Flatlink™ LVDS bridge |

This product has been released to the market and is available for purchase. For some products, newer alternatives may be available.
Automotive dual-channel MIPI DSI to dual-link Flatlink™ LVDS bridge


Recommended alternative parts

  • SN65DSI85  -  Industrial grade with temperature range from –40°C to +85°C


The SN65DSI85-Q1 DSI-to-LVDS bridge features a dual-channel MIPI D-PHY receiver front-end
configuration with four lanes per channel operating at 1 Gbps per lane and a maximum input bandwidth of 8 Gbps. The bridge decodes MIPI DSI 18-bpp RGB666 and 24-bpp RGB888 packets and converts the formatted video data-stream to an LVDS output operating at pixel clocks operating from 25 MHz to 154 MHz, offering a dual-link LVDS, single-link LVDS, or two Single-Link LVDS interfaces with four data lanes per link.

The SN65DSI85-Q1 device is well suited for WQXGA (2560 × 1600) at 60 frames per second (fps), as well as 3D Graphics at WUXGA and True HD (1920 × 1080) resolutions at an equivalent 120 fps with up to 24 bits-per-pixel (bpp). Partial line buffering is implemented to accommodate the data stream mismatch between the DSI and LVDS interfaces.

The SN65DSI85-Q1 device is implemented in a small outline 10 mm × 10 mm HTQFP package with a
0.5-mm pitch, and operates across a temperature range from –40°C to 105°C.


  • Qualified for Automotive Applications
  • AEC-Q100 Qualified With the Following Results:
    • Device Temperature Grade 2: –40°C to 105°C Ambient Operating Temperature
    • Device HBM ESD Classification Level 3A
    • Device CDM ESD Classification Level C6
  • Implements MIPI D-PHY Version 1.00.00 Physical Layer Front-End and Display Serial Interface (DSI) Version 1.02.00
  • Dual-Channel DSI Receiver Configurable for One, Two, Three, or Four D-PHY Data Lanes Per Channel Operating up to 1 Gbps Per Lane
  • Supports 18-bpp and 24-bpp DSI Video Packets with RGB666 and RGB888 Formats
  • Suitable for 60-fps WQXGA 2560 × 1600 Resolution at 18-bpp and 24-bpp Color, and 60 fps (120 fps Equivalent) WUXGA 1920 × 1200 Resolution With 3D Graphics at 24-bpp Color
  • MIPI Front-End Configurable for Single-Channel or Dual-Channel DSI Configurations
  • Output Configurable for Single-Link or Dual-Link LVDS
  • Supports Dual-Channel DSI ODD or EVEN and LEFT or RIGHT Operating Modes
  • Supports Two Single-Channel DSI to Two Single-Link LVDS Operating Mode
  • LVDS Output-Clock Range of 25 MHz to 154 MHz in Dual-Link or Single-Link Mode
  • LVDS Pixel Clock May be Sourced from Free-Running Continuous D-PHY Clock or External Reference Clock (REFCLK)
  • 1.8-V Main VCC Power Supply
  • Low Power Features Include SHUTDOWN Mode, Reduced LVDS Output Voltage Swing, Common Mode, and MIPI Ultra-Low Power State (ULPS) Support
  • LVDS Channel SWAP, LVDS PIN Order Reverse Feature for Ease of PCB Routing
  • Packaged in 64-pin 10 mm × 10 mm HTQFP (PAP) PowerPAD™ IC Package

All trademarks are the property of their respective owners.


Compare all products in HDMI, DisplayPort & MIPI Email Download to Excel
Part number Order Protocols Supply voltage (V) Package Group Package size: mm2:W x L (PKG) Operating temperature range (C)
SN65DSI85-Q1 Order now MIPI DSI       HTQFP | 64     64HTQFP: 144 mm2: 12 x 12 (HTQFP | 64)     -40 to 105    
SN65DSI83-Q1 Order now MIPI DSI       HTQFP | 64     64HTQFP: 144 mm2: 12 x 12 (HTQFP | 64)     -40 to 105    
SN65DSI84-Q1 Order now MIPI DSI       HTQFP | 64     64HTQFP: 144 mm2: 12 x 12 (HTQFP | 64)     -40 to 105    
SN65DSI86-Q1 Order now MIPI DSI     1.2     HTQFP | 64     64HTQFP: 144 mm2: 12 x 12 (HTQFP | 64)     -40 to 85