Automotive 4-A/6-A, 5.7-kVRMS dual-channel isolated gate driver with 8-V UVLO, dual input
Product details
Parameters
Package | Pins | Size
Features
- Qualified for automotive applications
- AEC-Q100 qualified with the following results
- Device temperature grade 1
- Device HBM ESD classification level H2
- Device CDM ESD classification level C6
- Functional safety quality-managed
- Operating temperature range –40 to +125°C
- Switching parameters:
- 19-ns typical propagation delay
- 10-ns minimum pulse width
- 5-ns maximum delay matching
- 6-ns maximum pulse-width distortion
- Common-mode transient immunity (CMTI) greater than 100 V/ns
- Surge immunity up to 12.8 kV
- Isolation barrier life >40 years
- 4-A peak source, 6-A peak sink output
- 3-V to 18-V input VCCI range to interface with both digital and analog controllers
- Up to 25-V VDD output drive supply
- 5-V and 8-V VDD UVLO options
- Programmable overlap and dead time
- Rejects input pulses and noise transients shorter than 5 ns
- Fast disable for power sequencing
- Safety-related certifications:
- 8000-VPK reinforced Isolation per DIN V VDE V 0884-11:2017-01
- 5.7-kVRMS isolation for 1 minute per UL 1577
- CSA certification per IEC 60950-1, IEC 62368-1, IEC 61010-1 and IEC 60601-1 end equipment standards
- CQC certification per GB4943.1-2011
All trademarks are the property of their respective owners.
Description
The UCC21520-Q1 is an isolated dual-channel gate drivers with 4-A source and 6-A sink peak current. It is designed to drive power MOSFETs, IGBTs, and SiC MOSFETs up to 5-MHz with best-in-class propagation delay and pulse-width distortion.
The input side is isolated from the two output drivers by a 5.7-kVRMS reinforced isolation barrier, with a minimum of 100-V/ns common-mode transient immunity (CMTI). Internal functional isolation between the two secondary-side drivers allows a working voltage of up to 1500 VDC.
Every driver can be configured as two low-side drivers, two high-side drivers, or a half-bridge driver with programmable dead time (DT). A disable pin shuts down both outputs simultaneously, and allows normal operation when left open or grounded. As a fail-safe measure, primary-side logic failures force both outputs low.
Each device accepts VDD supply voltages up to 25 V. A wide input VCCI range from 3 V to 18 V makes the driver suitable for interfacing with both analog and digital controllers. All supply voltage pins have under voltage lock-out (UVLO) protection.
With all these advanced features, the UCC21520-Q1 enables high efficiency, high power density, and robustness.

Request more information
The UCC21520-Q1 safety manual and safety fit rate report are available. Request now
Technical documentation
Design & development
For additional terms or required resources, click any title below to view the detail page where available.Hardware development
Description
UCC21520EVM-286 is designed for evaluating UCC21520DW, which is an isolated dual-channel gate driver with 4-A source and 6-A sink peak current capability. This EVM could be served as a reference design for driving power MOSFETS, IGBTS, and SiC MOSFETS with UCC21520 pin function identification (...)
Features
- Layout example for using UCC21520 to drive MOSFET, IGBT, SiC up to 1200VDC
- Peripheral components selection reference
- Each pin is extended out in PCB layout for pin function identification
- PCB board cutout facilitates high voltage isolation test between primary side and secondary side
- Maximized creepage (...)
Design tools & simulation
Features
- Leverages Cadence PSpice Technology
- Preinstalled library with a suite of digital models to enable worst-case timing analysis
- Dynamic updates ensure you have access to most current device models
- Optimized for simulation speed without loss of accuracy
- Supports simultaneous analysis of multiple products
- (...)
Reference designs
Design files
-
download TIDA-01604 Assembly Drawing.pdf (335KB) -
download TIDA-01604 PCB.pdf (2654KB) -
download TIDA-01604 Gerber.zip (890KB) -
download TIDA-01604 BOM (Rev. A).pdf (73KB) -
download TIDA-01604 Altium (Rev. A).zip (2820KB)
CAD/CAE symbols
Package | Pins | Download |
---|---|---|
SOIC (DW) | 16 | View options |
Ordering & quality
- RoHS
- REACH
- Device marking
- Lead finish/Ball material
- MSL rating/Peak reflow
- MTBF/FIT estimates
- Material content
- Qualification summary
- Ongoing reliability monitoring
Recommended products may have parameters, evaluation modules or reference designs related to this TI product.
Support & training
TI E2E™ forums with technical support from TI engineers
Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.
If you have questions about quality, packaging or ordering TI products, see TI support.