PCI EXPRESS® (PCIe) to PCI bus translation bridge
Product details
Parameters
Package | Pins | Size
Features
- Full ×1 PCI Express™ Throughput
- Fully Compliant With PCI Express to PCI/PCI-X Bridge Specification, Revision 1.0
- Fully Compliant With PCI Express Base Specification, Revision 2.0
- Fully Compliant With PCI Local Bus Specification, Revision 2.3
- PCI Express Advanced Error Reporting Capability Including ECRC Support
- Support for D1, D2, D3hot, and D3cold
- Active-State Link Power Management Saves Power When Packet Activity on the PCI Express Link is Idle, Using Both L0s and L1 States
- Wake Event and Beacon Support
- Error Forwarding Including PCI Express Data Poisoning and PCI Bus Parity Errors
- Uses 100-MHz Differential PCI Express Common Reference Clock or 125-MHz Single-Ended, Reference Clock
- Optional Spread Spectrum Reference Clock is Supported
- Robust Pipeline Architecture to Minimize Transaction Latency
- Full PCI Local Bus 66-MHz/32-Bit Throughput
- Support for Six Subordinate PCI Bus Masters with Internal Configurable, 2-Level Prioritization Scheme
- Internal PCI Arbiter Supporting Up to 6 External PCI Masters
- Advanced PCI Express Message Signaled Interrupt Generation for Serial IRQ Interrupts
- External PCI Bus Arbiter Option
- PCI Bus LOCK Support
- JTAG/BS for Production Test
- PCI-Express CLKREQ Support
- Clock Run and Power Override Support
- Six Buffered PCI Clock Outputs (25 MHz, 33 MHz, 50 MHz, or 66 MHz)
- PCI Bus Interface 3.3-V and 5.0-V (25 MHz or 33 MHz only at 5.0 V) Tolerance Options
- Integrated AUX Power Switch Drains VAUX Power Only When Main Power Is Off
- Five 3.3-V, Multifunction, General-Purpose I/O Terminals
- Memory-Mapped EEPROM Serial-Bus Controller Supporting PCI Express Power Budget/Limit Extensions for Add-In Cards
- Compact Footprint, Lead-Free 144-Ball, ZAJ nFBGA, Lead-Free 169-Ball ZWS nFBGA, and PowerPad™ HTQFP 128-Pin PNP Package
All trademarks are the property of their respective owners.
Description
The XIO2001 is a single-function PCI Express to PCI translation bridge that is fully compliant to the PCI Express to PCI/PCI-X Bridge Specification, Revision 1.0. For downstream traffic, the bridge simultaneously supports up to eight posted and four non-posted transactions. For upstream traffic, up to six posted and four non-posted transactions are simultaneously supported.
The PCI Express interface is fully compliant to the PCI Express Base Specification, Revision 2.0.
The PCI Express interface supports a ×1 link operating at full 250 MB/s packet throughput in each direction simultaneously. Also, the bridge supports the advanced error reporting including extended CRC (ECRC) as defined in the PCI Express Base Specification. Supplemental firmware or software is required to fully use both of these features.
Technical documentation
Type | Title | Date | |
---|---|---|---|
* | Datasheet | XIO2001 PCIe to PCI Bus Translation Bridge datasheet (Rev. J) | Dec. 06, 2020 |
* | Errata | XIO2001 Errata (Rev. B) | Dec. 17, 2012 |
Application note | XIO2001 Implementation Guide. (Rev. D) | Jun. 19, 2014 | |
User guide | XIO2001 EVM User Guide (Rev. B) | Jun. 12, 2014 | |
Application note | XIO2000A to XIO2001 Change Document | May 28, 2009 |
Design & development
For additional terms or required resources, click any title below to view the detail page where available.Hardware development
Description
The XIO2001EVM evaluation module (EVM) implements a peripheral component interconnect (PCI) express to PCI bridge circuit using the Texas Instruments XIO2001 PCI Express® (PCIe) to PCI bus translation bridge. Designed as a half-width x1 PCIe add-in card, the EVM provides you with 3 standard PCI slots.
Features
- Full-featured evaluation board for the XIO2001 PCIe to PCI bus translation bridge
- Designed to work directly out of the box with no driver needed
- On-board EEPROM programmed with values that let the EVM function in most systems
- XIO2001 performance tuning software provides you with the ability to easily (...)
Software development
Design tools & simulation
Features
- Leverages Cadence PSpice Technology
- Preinstalled library with a suite of digital models to enable worst-case timing analysis
- Dynamic updates ensure you have access to most current device models
- Optimized for simulation speed without loss of accuracy
- Supports simultaneous analysis of multiple products
- (...)
CAD/CAE symbols
Package | Pins | Download |
---|---|---|
BGA MICROSTAR (ZGU) | 169 | View options |
HTQFP (PNP) | 128 | View options |
NFBGA (ZAJ) | 144 | View options |
NFBGA (ZWS) | 169 | View options |
Ordering & quality
- RoHS
- REACH
- Device marking
- Lead finish/Ball material
- MSL rating/Peak reflow
- MTBF/FIT estimates
- Material content
- Qualification summary
- Ongoing reliability monitoring
Recommended products may have parameters, evaluation modules or reference designs related to this TI product.
Support & training
TI E2E™ forums with technical support from TI engineers
Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.
If you have questions about quality, packaging or ordering TI products, see TI support.