Produktdetails

Function Zero-delay Additive RMS jitter (typ) (fs) 30 Output frequency (max) (MHz) 220 Number of outputs 10 Output supply voltage (V) 1.7 Core supply voltage (V) 2.5 Output skew (ps) 75 Features Spread spectrum clocking (SSC) Operating temperature range (°C) -40 to 85 Rating Catalog Output type LVTTL Input type LVTTL
Function Zero-delay Additive RMS jitter (typ) (fs) 30 Output frequency (max) (MHz) 220 Number of outputs 10 Output supply voltage (V) 1.7 Core supply voltage (V) 2.5 Output skew (ps) 75 Features Spread spectrum clocking (SSC) Operating temperature range (°C) -40 to 85 Rating Catalog Output type LVTTL Input type LVTTL
TSSOP (DGG) 48 101.25 mm² 12.5 x 8.1 VQFN (RHA) 40 36 mm² 6 x 6
  • Spread-Spectrum Clock Compatible
  • Operating Frequency: 60 MHz to 220 MHz
  • Low Jitter (Cycle-Cycle): ±35 ps
  • Low Static Phase Offset: ±50 ps
  • Low Jitter (Period): ±30 ps
  • 1-to-10 Differential Clock Distribution (SSTL2)
  • Best in Class for VOX = VDD/2 ±0.1 V
  • Operates From Dual 2.6-V or 2.5-V Supplies
  • Available in a 40-Pin MLF Package, 48-Pin TSSOP Package, 56-Ball MicroStar Junior™ BGA Package
  • Consumes < 100-µA Quiescent Current
  • External Feedback Pins (FBIN, FBIN) Are Used to Synchronize the Outputs to the Input Clocks
  • Meets/Exceeds JEDEC Standard (JESD82-1) For DDRI-200/266/333 Specification
  • Meets/Exceeds Proposed DDRI-400 Specification (JESD82-1A)
  • Enters Low-Power Mode When No CLK Input Signal Is Applied or PWRDWN Is Low
  • APPLICATIONS
    • DDR Memory Modules (DDR400/333/266/200)
    • Zero-Delay Fan-Out Buffer

MicroStar Junior is a trademark of Texas Instruments.

  • Spread-Spectrum Clock Compatible
  • Operating Frequency: 60 MHz to 220 MHz
  • Low Jitter (Cycle-Cycle): ±35 ps
  • Low Static Phase Offset: ±50 ps
  • Low Jitter (Period): ±30 ps
  • 1-to-10 Differential Clock Distribution (SSTL2)
  • Best in Class for VOX = VDD/2 ±0.1 V
  • Operates From Dual 2.6-V or 2.5-V Supplies
  • Available in a 40-Pin MLF Package, 48-Pin TSSOP Package, 56-Ball MicroStar Junior™ BGA Package
  • Consumes < 100-µA Quiescent Current
  • External Feedback Pins (FBIN, FBIN) Are Used to Synchronize the Outputs to the Input Clocks
  • Meets/Exceeds JEDEC Standard (JESD82-1) For DDRI-200/266/333 Specification
  • Meets/Exceeds Proposed DDRI-400 Specification (JESD82-1A)
  • Enters Low-Power Mode When No CLK Input Signal Is Applied or PWRDWN Is Low
  • APPLICATIONS
    • DDR Memory Modules (DDR400/333/266/200)
    • Zero-Delay Fan-Out Buffer

MicroStar Junior is a trademark of Texas Instruments.

The CDCVF857 is a high-performance, low-skew, low-jitter, zero-delay buffer that distributes a differential clock input pair (CLK, CLK) to 10 differential pairs of clock outputs (Y[0:9], Y[0:9]) and one differential pair of feedback clock outputs (FBOUT, FBOUT). The clock outputs are controlled by the clock inputs (CLK, CLK), the feedback clocks (FBIN, FBIN), and the analog power input (AVDD). When PWRDWN is high, the outputs switch in phase and frequency with CLK. When PWRDWN is low, all outputs are disabled to a high-impedance state (3-state) and the PLL is shut down (low-power mode). The device also enters this low-power mode when the input frequency falls below a suggested detection frequency that is below 20 MHz (typical 10 MHz). An input frequency detection circuit detects the low frequency condition and, after applying a >20-MHz input signal, this detection circuit turns the PLL on and enables the outputs.

When AVDD is strapped low, the PLL is turned off and bypassed for test purposes. The CDCVF857 is also able to track spread spectrum clocking for reduced EMI.

Because the CDCVF857 is based on PLL circuitry, it requires a stabilization time to achieve phase-lock of the PLL. This stabilization time is required following power up. The CDCVF857 is characterized for both commercial and industrial temperature ranges.

The CDCVF857 is a high-performance, low-skew, low-jitter, zero-delay buffer that distributes a differential clock input pair (CLK, CLK) to 10 differential pairs of clock outputs (Y[0:9], Y[0:9]) and one differential pair of feedback clock outputs (FBOUT, FBOUT). The clock outputs are controlled by the clock inputs (CLK, CLK), the feedback clocks (FBIN, FBIN), and the analog power input (AVDD). When PWRDWN is high, the outputs switch in phase and frequency with CLK. When PWRDWN is low, all outputs are disabled to a high-impedance state (3-state) and the PLL is shut down (low-power mode). The device also enters this low-power mode when the input frequency falls below a suggested detection frequency that is below 20 MHz (typical 10 MHz). An input frequency detection circuit detects the low frequency condition and, after applying a >20-MHz input signal, this detection circuit turns the PLL on and enables the outputs.

When AVDD is strapped low, the PLL is turned off and bypassed for test purposes. The CDCVF857 is also able to track spread spectrum clocking for reduced EMI.

Because the CDCVF857 is based on PLL circuitry, it requires a stabilization time to achieve phase-lock of the PLL. This stabilization time is required following power up. The CDCVF857 is characterized for both commercial and industrial temperature ranges.

Herunterladen Video mit Transkript ansehen Video

Technische Dokumentation

star =Von TI ausgewählte Top-Empfehlungen für dieses Produkt
Keine Ergebnisse gefunden. Bitte geben Sie einen anderen Begriff ein und versuchen Sie es erneut.
Alle anzeigen 3
Typ Titel Datum
* Data sheet 2.5V Phase-Lock Loop Clock Driver datasheet (Rev. F) 11 Mai 2007
User guide CDCV857 Family Quick Chart 22 Apr 2004
More literature JEDEC Spec vs DDR1 PLL 22 Dez 2003

Design und Entwicklung

Weitere Bedingungen oder erforderliche Ressourcen enthält gegebenenfalls die Detailseite, die Sie durch Klicken auf einen der unten stehenden Titel erreichen.

Simulationsmodell

CDCVF857 IBIS Model

SCAC067.ZIP (16 KB) - IBIS Model
Simulationstool

PSPICE-FOR-TI — PSpice® für TI Design-und Simulationstool

PSpice® für TI ist eine Design- und Simulationsumgebung, welche Sie dabei unterstützt, die Funktionalität analoger Schaltungen zu evaluieren. Diese voll ausgestattete Design- und Simulationssuite verwendet eine analoge Analyse-Engine von Cadence®. PSpice für TI ist kostenlos erhältlich und (...)
Gehäuse Pins CAD-Symbole, Footprints und 3D-Modelle
TSSOP (DGG) 48 Ultra Librarian
VQFN (RHA) 40 Ultra Librarian

Bestellen & Qualität

Beinhaltete Information:
  • RoHS
  • REACH
  • Bausteinkennzeichnung
  • Blei-Finish/Ball-Material
  • MSL-Rating / Spitzenrückfluss
  • MTBF-/FIT-Schätzungen
  • Materialinhalt
  • Qualifikationszusammenfassung
  • Kontinuierliches Zuverlässigkeitsmonitoring
Beinhaltete Information:
  • Werksstandort
  • Montagestandort

Support und Schulungen

TI E2E™-Foren mit technischem Support von TI-Ingenieuren

Inhalte werden ohne Gewähr von TI und der Community bereitgestellt. Sie stellen keine Spezifikationen von TI dar. Siehe Nutzungsbedingungen.

Bei Fragen zu den Themen Qualität, Gehäuse oder Bestellung von TI-Produkten siehe TI-Support. ​​​​​​​​​​​​​​

Videos