DS90C385A

AKTIV

LVDS-Übertrager, Flat-Panel Display, 85 MHz

Produktdetails

Protocols Catalog Rating Catalog Operating temperature range (°C) -10 to 70
Protocols Catalog Rating Catalog Operating temperature range (°C) -10 to 70
TSSOP (DGG) 56 113.4 mm² (14 mm × 8.1 mm)
  • Pin-to-Pin Compatible to DS90C383, DS90C383A and DS90C385
  • No Special Start-Up Sequence Required between Clock/Data and /PD Pins. Input Signals (Clock and Data) can be Applied Either Before or After the Device is Powered.
  • Support Spread Spectrum Clocking up to 100kHz Frequency Modulation and Deviations of ±2.5% Center Spread or -5% Down Spread
  • “Input Clock Detection" Feature Will Pull All LVDS Pairs to Logic Low When Input Clock is Missing and When /PD Pin is Logic High
  • 18 to 87.5 MHz Shift Clock Support
  • Tx Power Consumption < 147 mW (typ) at 87.5MHz Grayscale
  • Tx Power-Down Mode < 60 μW (typ)
  • Supports VGA, SVGA, XGA, SXGA(Dual Pixel), SXGA+(Dual Pixel), UXGA(Dual Pixel).
  • Narrow Bus Reduces Cable Size and Cost
  • Up to 2.45 Gbps Throughput
  • Up to 306.25Megabyte/sec Bandwidth
  • 345 mV (typ) Swing LVDS Devices for Low EMI
  • PLL Requires No External Components
  • Compliant to TIA/EIA-644 LVDS standard
  • Low Profile 56-lead TSSOP Package

All trademarks are the property of their respective owners.

  • Pin-to-Pin Compatible to DS90C383, DS90C383A and DS90C385
  • No Special Start-Up Sequence Required between Clock/Data and /PD Pins. Input Signals (Clock and Data) can be Applied Either Before or After the Device is Powered.
  • Support Spread Spectrum Clocking up to 100kHz Frequency Modulation and Deviations of ±2.5% Center Spread or -5% Down Spread
  • “Input Clock Detection" Feature Will Pull All LVDS Pairs to Logic Low When Input Clock is Missing and When /PD Pin is Logic High
  • 18 to 87.5 MHz Shift Clock Support
  • Tx Power Consumption < 147 mW (typ) at 87.5MHz Grayscale
  • Tx Power-Down Mode < 60 μW (typ)
  • Supports VGA, SVGA, XGA, SXGA(Dual Pixel), SXGA+(Dual Pixel), UXGA(Dual Pixel).
  • Narrow Bus Reduces Cable Size and Cost
  • Up to 2.45 Gbps Throughput
  • Up to 306.25Megabyte/sec Bandwidth
  • 345 mV (typ) Swing LVDS Devices for Low EMI
  • PLL Requires No External Components
  • Compliant to TIA/EIA-644 LVDS standard
  • Low Profile 56-lead TSSOP Package

All trademarks are the property of their respective owners.

The DS90C385A is a pin to pin compatible replacement for DS90C383, DS90C383A and DS90C385. The DS90C385A has additional features and improvements making it an ideal replacement for DS90C383, DS90C383A and DS90C385. family of LVDS Transmitters.

The DS90C385A transmitter converts 28 bits of LVCMOS/LVTTL data into four LVDS (Low Voltage Differential Signaling) data streams. A phase-locked transmit clock is transmitted in parallel with the data streams over the fifth LVDS link. Every cycle of the transmit clock 28 bits of input data are sampled and transmitted. At a transmit clock frequency of 87.5 MHz, 24 bits of RGB data and 3 bits of LCD timing and control data (FPLINE, FPFRAME, DRDY) are transmitted at a rate of 612.5Mbps per LVDS data channel. Using a 87.5 MHz clock, the data throughput is 306.25Mbytes/sec. This transmitter can be programmed for Rising edge strobe or Falling edge strobe through a dedicated pin. A Rising edge or Falling edge strobe transmitter will interoperate with a Falling edge strobe FPDLink Receiver without any translation logic.

This chipset is an ideal means to solve EMI and cable size problems associated with wide, high-speed TTL interfaces with added Spread Spectrum Clocking support.

The DS90C385A is a pin to pin compatible replacement for DS90C383, DS90C383A and DS90C385. The DS90C385A has additional features and improvements making it an ideal replacement for DS90C383, DS90C383A and DS90C385. family of LVDS Transmitters.

The DS90C385A transmitter converts 28 bits of LVCMOS/LVTTL data into four LVDS (Low Voltage Differential Signaling) data streams. A phase-locked transmit clock is transmitted in parallel with the data streams over the fifth LVDS link. Every cycle of the transmit clock 28 bits of input data are sampled and transmitted. At a transmit clock frequency of 87.5 MHz, 24 bits of RGB data and 3 bits of LCD timing and control data (FPLINE, FPFRAME, DRDY) are transmitted at a rate of 612.5Mbps per LVDS data channel. Using a 87.5 MHz clock, the data throughput is 306.25Mbytes/sec. This transmitter can be programmed for Rising edge strobe or Falling edge strobe through a dedicated pin. A Rising edge or Falling edge strobe transmitter will interoperate with a Falling edge strobe FPDLink Receiver without any translation logic.

This chipset is an ideal means to solve EMI and cable size problems associated with wide, high-speed TTL interfaces with added Spread Spectrum Clocking support.

Herunterladen Video mit Transkript ansehen Video

Technische Dokumentation

Keine Ergebnisse gefunden. Bitte geben Sie einen anderen Begriff ein und versuchen Sie es erneut.
Alle anzeigen 9
Top-Dokumentation Typ Titel Format-Optionen Neueste englische Version herunterladen Datum
* Datenblatt DS90C385A 3.3V Prog LVDS Trans 24-Bit FPD Link-87.5 MHz datasheet (Rev. K) 17.04.2013
Anwendungshinweis High-Speed Layout Guidelines for Reducing EMI for LVDS SerDes Designs 09.11.2018
Anwendungshinweis How to Map RGB Signals to LVDS/OpenLDI(OLDI) Displays (Rev. A) 29.06.2018
Anwendungshinweis AN-1032 An Introduction to FPD-Link (Rev. C) 08.08.2017
Benutzerhandbuch FLINK3V8BT-85 Evaluation Kit (Rev. A) 24.08.2016
Anwendungshinweis Receiver Skew Margin for Channel Link I and FPD Link I Devices PDF | HTML 13.01.2016
Anwendungshinweis TFT Data Mapping for Dual Pixel LDI Application - Alternate A - Color Map 15.05.2004
Anwendungshinweis AN-1056 STN Application Using FPD-Link 14.05.2004
Anwendungshinweis AN-1085 FPD-Link PCB and Interconnect Design-In Guidelines 14.05.2004

Design und Entwicklung

Weitere Bedingungen oder erforderliche Ressourcen enthält gegebenenfalls die Detailseite, die Sie durch Klicken auf einen der unten stehenden Titel erreichen.

Evaluierungsplatine

FLINK3V8BT-85 — Evaluierungskit für FPD-Link-Familie von Serializer- und Deserializer-LVDS-Bausteinen

The FPD-Link evaluation kit includes a transmitter (Tx) board, a receiver (Rx) board and interfacing cables. This kit shows the chipsets interfacing from test equipment or a graphics controller using low-voltage differential signaling (LVDS) to a receiver board.

The transmitter board accepts (...)

Unterstützte Produkte und Hardware
Vorrätig
Limit:
??asset.out-of-stock-ti_de_DE??
Nicht verfügbar
Simulationsmodell

DS90C385A IBIS Model

SNLM080.ZIP (7 KB) - IBIS-Modell
Unterstützte Produkte und Hardware
Referenzdesign

TIDA-010013 — Referenzdesign für RGB-zu-OLDI/LVDS-Display-Bridge für Sitara™-Prozessoren

Displays mit höherer Auflösung sind heute stärker gefragt als je zuvor. Dies führt zu einem höheren Pixeltakt, was Herausforderungen wie hohe EMI-Emissionen und Rauschunempfindlichkeit nach sich ziehen kann. Infolgedessen wird die Videoschnittstelle jetzt von einer herkömmlichen RGB- auf eine (...)
Unterstützte Produkte und Hardware
Gehäuse Pins CAD-Symbole, Footprints und 3D-Modelle
TSSOP (DGG) 56 Ultra Librarian

Bestellen & Qualität

Empfohlene Produkte können Parameter, Evaluierungsmodule oder Referenzdesigns zu diesem TI-Produkt beinhalten.

Support und Schulungen

TI E2E™-Foren mit technischem Support von TI-Ingenieuren

Inhalte werden ohne Gewähr von TI und der Community bereitgestellt. Sie stellen keine Spezifikationen von TI dar. Siehe Nutzungsbedingungen.

Bei Fragen zu den Themen Qualität, Gehäuse oder Bestellung von TI-Produkten siehe TI-Support. ​​​​​​​​​​​​​​

Videos