SN74CBTLV3126

Name: SN74CBTLV3126
Brand: TI
SKU: SN74CBTLV3126
Price: 0.274 USD

AKTIV

4-Kanal-FET-Busschalter, 3,3 V, 1:1 (SPST)

Jetzt bestellen

Datenblatt

document-pdfAcrobat SN74CBTLV3126 Low-Voltage Quadruple FET Bus Switch datasheet (Rev. M) (Englisch) PDF | HTML

SN74CBTLV3126

AKTIV

Datenblatt

Jetzt bestellen

Produktdetails

Protocols

Analog, I2C, I2S, JTAG, RGMII, SPI, TDM, UART

Configuration

1:1 SPST

Number of channels

Bandwidth (MHz)

200

Supply voltage (max) (V)

3.6

Ron (typ) (mΩ)

5000

Input/output voltage (min) (V)

Input/output voltage (max) (V)

3.6

Operating temperature range (°C)

-40 to 85

Input/output continuous current (max) (mA)

128

COFF (typ) (pF)

CON (typ) (pF)

2.5

OFF-state leakage current (max) (µA)

Ron (max) (mΩ)

40000

VIH (min) (V)

VIL (max) (V)

0.8

Rating

Catalog

Protocols

Analog, I2C, I2S, JTAG, RGMII, SPI, TDM, UART

Configuration

1:1 SPST

Number of channels

Bandwidth (MHz)

200

Supply voltage (max) (V)

3.6

Ron (typ) (mΩ)

5000

Input/output voltage (min) (V)

Input/output voltage (max) (V)

3.6

Operating temperature range (°C)

-40 to 85

Input/output continuous current (max) (mA)

128

COFF (typ) (pF)

CON (typ) (pF)

2.5

OFF-state leakage current (max) (µA)

Ron (max) (mΩ)

40000

VIH (min) (V)

VIL (max) (V)

0.8

Rating

Catalog

51.9 mm² 8.65 x 6

29.4 mm² 4.9 x 6

32 mm² 5 x 6.4

23.04 mm² 3.6 x 6.4

12.25 mm² 3.5 x 3.5

Standard 126-type pinout
5Ω switch connection between two ports
Rail-to-rail switching on data I/O ports
Ioff supports partial-power-down mode operation
Latch-up performance exceeds 100mA per JESD 78, Class II

Standard 126-type pinout
5Ω switch connection between two ports
Rail-to-rail switching on data I/O ports
Ioff supports partial-power-down mode operation
Latch-up performance exceeds 100mA per JESD 78, Class II

The SN74CBTLV3126 quadruple FET bus switch features independent line switches. Each switch is disabled when the associated output-enable (OE) input is low.

This device is fully specified for partial-power-down applications using Ioff. The Ioff feature verifies that damaging current does not backflow through the device when powered down. The SN74CBTLV3126 device has isolation during power off.

To verify the high-impedance state during power up or power down, tie OE to GND through a pull down resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74CBTLV3126 quadruple FET bus switch features independent line switches. Each switch is disabled when the associated output-enable (OE) input is low.

filter

Andere Protokoll- & Busschalter & -multiplexer suchen

Herunterladen Video mit Transkript ansehen Video

Technische Dokumentation

star

=Von TI ausgewählte Top-Empfehlungen für dieses Produkt

Keine Ergebnisse gefunden. Bitte geben Sie einen anderen Begriff ein und versuchen Sie es erneut.

Alle anzeigen 18

	Typ	Titel		Datum
*	Data sheet	SN74CBTLV3126 Low-Voltage Quadruple FET Bus Switch datasheet (Rev. M)	PDF \| HTML	20 Jan 2026
	Application note	Selecting the Correct Texas Instruments Signal Switch (Rev. E)	PDF \| HTML	02 Jun 2022
	Application note	Multiplexers and Signal Switches Glossary (Rev. B)	PDF \| HTML	01 Dez 2021
	Application brief	Eliminate Power Sequencing with Powered-off Protection Signal Switches (Rev. C)	PDF \| HTML	06 Jan 2021
	Selection guide	Little Logic Guide 2018 (Rev. G)		06 Jul 2018
	Application note	How to Select Little Logic (Rev. A)		26 Jul 2016
	Application note	Understanding and Interpreting Standard-Logic Data Sheets (Rev. C)		02 Dez 2015
	User guide	LOGIC Pocket Data Book (Rev. B)		16 Jan 2007
	More literature	Digital Bus Switch Selection Guide (Rev. A)		10 Nov 2004
	Product overview	Design Summary for WCSP Little Logic (Rev. B)		04 Nov 2004
	Application note	Semiconductor Packing Material Electrostatic Discharge (ESD) Protection		08 Jul 2004
	User guide	Signal Switch Data Book (Rev. A)		14 Nov 2003
	Application note	Bus FET Switch Solutions for Live Insertion Applications		07 Feb 2003
	Application note	Texas Instruments Little Logic Application Report		01 Nov 2002
	Application note	TI IBIS File Creation, Validation, and Distribution Processes		29 Aug 2002
	More literature	Standard Linear & Logic for PCs, Servers & Motherboards		13 Jun 2002
	User guide	CBT (5-V) And CBTLV (3.3-V) Bus Switches Data Book (Rev. B)		01 Dez 1998
	Selection guide	Logic Guide (Rev. AC)	PDF \| HTML	01 Jun 1994

Design und Entwicklung

Weitere Bedingungen oder erforderliche Ressourcen enthält gegebenenfalls die Detailseite, die Sie durch Klicken auf einen der unten stehenden Titel erreichen.

Schnittstellenadapter

LEADED-ADAPTER1 — Oberflächenmontierbarer DIP-Header-Adapter zur schnellen Prüfung der 5-, 8-, 10-, 16- und 24-poligen

Die EVM-LEADED1-Platine ermöglicht schnelles Testen und Testbrettaufbauten von gängigen bleihaltigen Gehäusen von TI. Die Platine verfügt über Anschlussflächen, um die oberflächenmontierten Gehäuse D, DBQ, DCT,DCU, DDF, DGS, DGV und PW von TI in 100-mil-DIP-Stiftleisten umzuwandeln.

Benutzerhandbuch: PDF