ADC3421-Q1
- AEC-Q100 Qualified for automotive applications
- Temperature grade 1: –40°C to 125°C TA
- Quad channel
- 12-Bit resolution
- Single supply: 1.8 V
- Serial LVDS interface
- Flexible input clock buffer with divide-by-1, -2, -4
- SNR = 71.1 dBFS, SFDR = 90 dBc at
fIN = 10 MHz - Ultra-low power
consumption:
- 44 mW/Ch at 25 MSPS
- Channel isolation: 105 dB
- Internal dither and chopper
- Support for multichip synchronization
The ADC3421-Q1 is an automotive-grade, high-linearity, ultra-low power, quad-channel, 12-bit, 25-MSPS analog-to-digital converter (ADC). The device is designed specifically to support demanding, high input frequency signals with large dynamic range requirements. An input clock divider gives more flexibility for system clock architecture design, and the SYSREF input enables complete system synchronization. The ADC3421-Q1 supports serial low-voltage differential signaling (LVDS) in order to reduce the number of interface lines, thus allowing for high system integration density. The serial LVDS interface is two-wire, where each ADC data are serialized and output over two LVDS pairs. An internal phase-locked loop (PLL) multiplies the incoming ADC sampling clock to derive the bit clock that is used to serialize the 12-bit output data from each channel. In addition to the serial data streams, the frame and bit clocks are also transmitted as LVDS outputs.
技術資料
| 上位の文書 | タイプ | タイトル | フォーマットオプション | 最新の英語版をダウンロード | 日付 | |
|---|---|---|---|---|---|---|
| * | データシート | ADC3421-Q1 Automotive, Quad-Channel, 12-Bit, 25-MSPS Analog-to-Digital Converter データシート (Rev. A) | PDF | HTML | 2020/03/25 |
設計と開発
その他のアイテムや必要なリソースを参照するには、以下のタイトルをクリックして詳細ページをご覧ください。
| パッケージ | ピン数 | CAD シンボル、フットプリント、および 3D モデル |
|---|---|---|
| VQFNP (RWE) | 56 | Ultra Librarian |