SN74CBT16214C
- Member of the Texas Instruments Widebus™ Family
- Undershoot Protection for Off-Isolation on A and B Ports Up to –2 V
- Bidirectional Data Flow, With Near-Zero Propagation Delay
- Low On-State Resistance (ron) Characteristics (ron = 3 Typical)
- Low Input/Output Capacitance Minimizes Loading and Signal Distortion
(Cio(OFF) = 5.5 pF Typical) - Data and Control Inputs Provide Undershoot Clamp Diodes
- Low Power Consumption
(ICC = 3 µA Max) - VCC Operating Range From 4 V to 5.5 V
- Data I/Os Support 0 to 5-V Signaling Leveles (0.8-V, 1.2-V, 1.5-V, 1.8-V, 2.5-V, 3.3-V, 5-V)
- Control Inputs Can Be Driven by TTL or 5-V/3.3-V CMOS Outputs
- Ioff Supports Partial-Power-Down Mode Operation
- TTL-Compatible Control Inputs
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Performance Tested Per JESD 22
- 2000-V Human-Body Model (A114--B, Class II)
- 1000-V Charged-Device Model (C101)
- Supports Both Digital and Analog Applications: PCI Interface, USB Interface, Bus Isolation, Low-Distortion Signal Gating
Widebus is a trademark of Texas Instruments.
The SN74CBT16214C is a high-speed TTL-compatible FET multiplexer/demultiplexer with low ON-state resistance (ron), allowing for minimal propagation delay. Active Undershoot-Protection Circuitry on the A and B ports of the SN74CBT16214C provides protection for undershoot up to 2 V by sensing an undershoot event and ensuring that the switch remains in the proper OFF state.
The SN74CBT16214C is a 12-bit 1-of-3 multiplexer/demultiplexer. The select (S0, S1, S2) inputs control the data path of each multiplexer/demultiplexer. When the multiplexer/demultiplexer is enabled, the A port is connected to the B port, allowing bidirectional data flow between ports. When the multiplexer/demultiplexer is disabled, a high-impedance state exists between the A and B ports.
This device is fully specified for partial-power-down applications using Ioff. The Ioff feature ensures that damaging current will not backflow through the device when it is powered down.
To ensure the high-impedance state during power up or power down, each select input should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver.
技術資料
設計および開発
その他のアイテムや必要なリソースを参照するには、以下のタイトルをクリックして詳細ページをご覧ください。
パッケージ | ピン数 | CAD シンボル、フットプリント、および 3D モデル |
---|---|---|
SSOP (DL) | 56 | Ultra Librarian |
TSSOP (DGG) | 56 | Ultra Librarian |
購入と品質
- RoHS
- REACH
- デバイスのマーキング
- リード端子の仕上げ / ボールの原材料
- MSL 定格 / ピーク リフロー
- MTBF/FIT 推定値
- 使用原材料
- 認定試験結果
- 継続的な信頼性モニタ試験結果
- ファブの拠点
- 組み立てを実施した拠点
推奨製品には、この TI 製品に関連するパラメータ、評価基板、またはリファレンス デザインが存在する可能性があります。