제품 상세 정보

Sample rate (max) (Msps) 40 Resolution (Bits) 12 Number of input channels 2 Interface type Parallel CMOS, TTL Analog input BW (MHz) 100 Features Low Power Rating Catalog Peak-to-peak input voltage range (V) 4 Power consumption (typ) (mW) 600 Architecture Pipeline SNR (dB) 84 ENOB (Bits) 11.1 SFDR (dB) 80 Operating temperature range (°C) -40 to 85 Input buffer No
Sample rate (max) (Msps) 40 Resolution (Bits) 12 Number of input channels 2 Interface type Parallel CMOS, TTL Analog input BW (MHz) 100 Features Low Power Rating Catalog Peak-to-peak input voltage range (V) 4 Power consumption (typ) (mW) 600 Architecture Pipeline SNR (dB) 84 ENOB (Bits) 11.1 SFDR (dB) 80 Operating temperature range (°C) -40 to 85 Input buffer No
TQFP (PAG) 64 144 mm² (12 mm × 12 mm)
  • Binary or 2’s Complement Output Format
  • Single Supply Operation
  • Internal Sample-and-Hold
  • Outputs 2.4V to 5V Compatible
  • Power Down Mode
  • Pin-Compatible with ADC12DL066
  • Internal/External Reference

Key Specifications

  • SNR (fIN = 10 MHz): 68 dB (typ)
  • ENOB (fIN = 10 MHz): 10.9 bits (typ)
  • SFDR (fIN = 10 MHz): 80 dB (typ)
  • Data Latency: 6 Clock Cycles
  • Supply Voltage: +5V ±5%
  • Power Consumption, Operating
    • (Operating): 600 mW (typ)
    • (Power Down Mode): 75 mW (typ)

All trademarks are the property of their respective owners.

  • Binary or 2’s Complement Output Format
  • Single Supply Operation
  • Internal Sample-and-Hold
  • Outputs 2.4V to 5V Compatible
  • Power Down Mode
  • Pin-Compatible with ADC12DL066
  • Internal/External Reference

Key Specifications

  • SNR (fIN = 10 MHz): 68 dB (typ)
  • ENOB (fIN = 10 MHz): 10.9 bits (typ)
  • SFDR (fIN = 10 MHz): 80 dB (typ)
  • Data Latency: 6 Clock Cycles
  • Supply Voltage: +5V ±5%
  • Power Consumption, Operating
    • (Operating): 600 mW (typ)
    • (Power Down Mode): 75 mW (typ)

All trademarks are the property of their respective owners.

The ADC12D040 is a dual, low power monolithic CMOS analog-to-digital converter capable of converting analog input signals into 12-bit digital words at 40 Megasamples per second (Msps), minimum. This converter uses a differential, pipeline architecture with digital error correction and an on-chip sample-and-hold circuit to minimize die size and power consumption while providing excellent dynamic performance. Operating on a single 5V power supply, the ADC12D040 achieves 10.9 effective bits at 10 MHz input and consumes just 600 mW at 40 Msps, including the reference current. The Power Down feature reduces power consumption to 75 mW.

The differential inputs provide a full scale differential input swing equal to 2VREF with the possibility of a single-ended input. Full use of the differential input is recommended for optimum performance. The digital outputs for the two ADCs are available on separate 12-bit buses with an output data format choice of offset binary or 2’s complement.

For ease of interface, the digital output driver power pins of the ADC12D040 can be connected to a separate supply voltage in the range of 2.4V to the digital supply voltage, making the outputs compatible with low voltage systems. The ADC12D040’s speed, resolution and single supply operation make it well suited for a variety of applications.

This device is available in the 64-lead TQFP package and will operate over the industrial temperature range of −40°C to +85°C. An evaluation board is available to facilitate the product evaluation process

The ADC12D040 is a dual, low power monolithic CMOS analog-to-digital converter capable of converting analog input signals into 12-bit digital words at 40 Megasamples per second (Msps), minimum. This converter uses a differential, pipeline architecture with digital error correction and an on-chip sample-and-hold circuit to minimize die size and power consumption while providing excellent dynamic performance. Operating on a single 5V power supply, the ADC12D040 achieves 10.9 effective bits at 10 MHz input and consumes just 600 mW at 40 Msps, including the reference current. The Power Down feature reduces power consumption to 75 mW.

The differential inputs provide a full scale differential input swing equal to 2VREF with the possibility of a single-ended input. Full use of the differential input is recommended for optimum performance. The digital outputs for the two ADCs are available on separate 12-bit buses with an output data format choice of offset binary or 2’s complement.

For ease of interface, the digital output driver power pins of the ADC12D040 can be connected to a separate supply voltage in the range of 2.4V to the digital supply voltage, making the outputs compatible with low voltage systems. The ADC12D040’s speed, resolution and single supply operation make it well suited for a variety of applications.

This device is available in the 64-lead TQFP package and will operate over the industrial temperature range of −40°C to +85°C. An evaluation board is available to facilitate the product evaluation process

다운로드 스크립트와 함께 비디오 보기 비디오

기술 자료

검색된 결과가 없습니다. 검색어를 지우고 다시 시도하세요.
1개 모두 보기
상위 문서 유형 직함 형식 옵션 최신 영어 버전 다운로드 날짜
* 데이터 시트 ADC12D040 Dual 12-Bit, 40 MSPS, 600 mW A/D Converter w/ Internal/Extrnal Ref datasheet (Rev. E) 2013. 3. 4

설계 및 개발

추가 조건 또는 필수 리소스는 사용 가능한 경우 아래 제목을 클릭하여 세부 정보 페이지를 확인하세요.

패키지 CAD 기호, 풋프린트 및 3D 모델
TQFP (PAG) 64 Ultra Librarian

주문 및 품질

지원 및 교육

TI 엔지니어의 기술 지원을 받을 수 있는 TI E2E™ 포럼

콘텐츠는 TI 및 커뮤니티 기고자에 의해 "있는 그대로" 제공되며 TI의 사양으로 간주되지 않습니다. 사용 약관을 참조하십시오.

품질, 패키징, TI에서 주문하는 데 대한 질문이 있다면 TI 지원을 방문하세요. ​​​​​​​​​​​​​​

동영상