제품 상세 정보

Function Single-loop PLL Number of outputs 3 RMS jitter (fs) 50000 Output frequency (min) (MHz) 0.07 Output frequency (max) (MHz) 230 Input type LVCMOS (REF_CLK) Output type LVCMOS Supply voltage (min) (V) 1.7 Supply voltage (max) (V) 3.6 Features Integrated EEPROM Rating Automotive Operating temperature range (°C) -40 to 105 Number of input channels 1
Function Single-loop PLL Number of outputs 3 RMS jitter (fs) 50000 Output frequency (min) (MHz) 0.07 Output frequency (max) (MHz) 230 Input type LVCMOS (REF_CLK) Output type LVCMOS Supply voltage (min) (V) 1.7 Supply voltage (max) (V) 3.6 Features Integrated EEPROM Rating Automotive Operating temperature range (°C) -40 to 105 Number of input channels 1
TSSOP (PW) 14 32 mm² 5 x 6.4
  • Qualified for automotive applications
  • AEC-Q100 qualified with the following results:
    • Device temperature grade 2: –40°C to 105°C ambient operating temperature range
    • Device HBM ESD classification level H2
    • Device CDM ESD classification level C6
  • In-system programmability and EEPROM
    • Serial programmable volatile register
    • Nonvolatile EEPROM to store customer settings
  • Flexible input clocking concept
    • External crystal: 8MHz to 32MHz
    • Single-ended LVCMOS up to 160MHz
  • Free selectable output frequency up to 230 MHz
  • Low-noise PLL core
    • PLL loop filter components integrated
    • Low period jitter (typical 50ps)
  • 1.8V device power supply (core voltage)
  • Separate output supply pins: 3.3V and 2.5V
  • Flexible clock driver
    • Three user-definable control inputs [S0, S1, S2], for example, SSC selection, frequency switching, output enable, or power down
    • Generates highly accurate clocks for video, audio, USB, IEEE1394, RFID, Bluetooth, WLAN, Ethernet, and GPS
    • Generates common clock frequencies used with TI- DaVinci™, OMAP™, DSPs
    • Programmable SSC modulation
    • Enables 0PPM clock generation
  • Packaged in TSSOP
  • Development and programming kit for easy PLL design and programming (TI ClockPro™ programming software)
  • Qualified for automotive applications
  • AEC-Q100 qualified with the following results:
    • Device temperature grade 2: –40°C to 105°C ambient operating temperature range
    • Device HBM ESD classification level H2
    • Device CDM ESD classification level C6
  • In-system programmability and EEPROM
    • Serial programmable volatile register
    • Nonvolatile EEPROM to store customer settings
  • Flexible input clocking concept
    • External crystal: 8MHz to 32MHz
    • Single-ended LVCMOS up to 160MHz
  • Free selectable output frequency up to 230 MHz
  • Low-noise PLL core
    • PLL loop filter components integrated
    • Low period jitter (typical 50ps)
  • 1.8V device power supply (core voltage)
  • Separate output supply pins: 3.3V and 2.5V
  • Flexible clock driver
    • Three user-definable control inputs [S0, S1, S2], for example, SSC selection, frequency switching, output enable, or power down
    • Generates highly accurate clocks for video, audio, USB, IEEE1394, RFID, Bluetooth, WLAN, Ethernet, and GPS
    • Generates common clock frequencies used with TI- DaVinci™, OMAP™, DSPs
    • Programmable SSC modulation
    • Enables 0PPM clock generation
  • Packaged in TSSOP
  • Development and programming kit for easy PLL design and programming (TI ClockPro™ programming software)

The CDCE813-Q1 device is a modular Phase-locked-loop-based (PLL), low-cost, high-performance, programmable clock synthesizers. They generate up to three output clocks from a single input frequency. Each output can be programmed in-system for any clock frequency up to 230MHz, using the integrated configurable PLL.

The CDCE813-Q1 has separate output supply pins, VDDOUT, providing 2.5V to 3.3V.

The input accepts an external crystal or LVCMOS clock signal. A selectable on-chip VCXO allows synchronization of the output frequency to an external control signal.

The PLL supports SSC (spread-spectrum clocking) for better electromagnetic interference (EMI) performance.

The device supports nonvolatile EEPROM programming for easy customization of the device to the application. All device settings are programmable through the I2C bus, a 2-wire serial interface.

The CDCE813-Q1 operates in a 1.8V core environment as well as eliminating the need for additional, independent XTAL oscillators which reduces component count and board size. The device operates in a temperature range of –40°C to 105°C.

The CDCE813-Q1 device is a modular Phase-locked-loop-based (PLL), low-cost, high-performance, programmable clock synthesizers. They generate up to three output clocks from a single input frequency. Each output can be programmed in-system for any clock frequency up to 230MHz, using the integrated configurable PLL.

The CDCE813-Q1 has separate output supply pins, VDDOUT, providing 2.5V to 3.3V.

The input accepts an external crystal or LVCMOS clock signal. A selectable on-chip VCXO allows synchronization of the output frequency to an external control signal.

The PLL supports SSC (spread-spectrum clocking) for better electromagnetic interference (EMI) performance.

The device supports nonvolatile EEPROM programming for easy customization of the device to the application. All device settings are programmable through the I2C bus, a 2-wire serial interface.

The CDCE813-Q1 operates in a 1.8V core environment as well as eliminating the need for additional, independent XTAL oscillators which reduces component count and board size. The device operates in a temperature range of –40°C to 105°C.

다운로드 스크립트와 함께 비디오 보기 동영상

기술 자료

star =TI에서 선정한 이 제품의 인기 문서
검색된 결과가 없습니다. 검색어를 지우고 다시 시도하십시오.
1개 모두 보기
유형 직함 날짜
* Data sheet CDCE813-Q1 Programmable 1-PLL Clock Synthesizer and Jitter Cleaner With 2.5V and 3.3V Outputs datasheet (Rev. D) PDF | HTML 2024/02/08

설계 및 개발

추가 조건 또는 필수 리소스는 사용 가능한 경우 아래 제목을 클릭하여 세부 정보 페이지를 확인하세요.

시뮬레이션 모델

CDCE813 IBIS Model

SNAM227.ZIP (27 KB) - IBIS Model
설계 툴

CLOCK-TREE-ARCHITECT — 클록 트리 아키텍트 프로그래밍 소프트웨어

Clock tree architect is a clock tree synthesis tool that streamlines your design process by generating clock tree solutions based on your system requirements. The tool pulls data from an extensive database of clocking products to generate a system-level multi-chip clocking solution.
시뮬레이션 툴

PSPICE-FOR-TI — TI 설계 및 시뮬레이션 툴용 PSpice®

TI용 PSpice®는 아날로그 회로의 기능을 평가하는 데 사용되는 설계 및 시뮬레이션 환경입니다. 완전한 기능을 갖춘 이 설계 및 시뮬레이션 제품군은 Cadence®의 아날로그 분석 엔진을 사용합니다. 무료로 제공되는 TI용 PSpice에는 아날로그 및 전력 포트폴리오뿐 아니라 아날로그 행동 모델에 이르기까지 업계에서 가장 방대한 모델 라이브러리 중 하나가 포함되어 있습니다.

TI 설계 및 시뮬레이션 환경용 PSpice는 기본 제공 라이브러리를 이용해 복잡한 혼합 신호 설계를 시뮬레이션할 수 있습니다. 레이아웃 및 제작에 (...)
패키지 CAD 기호, 풋프린트 및 3D 모델
TSSOP (PW) 14 Ultra Librarian

주문 및 품질

포함된 정보:
  • RoHS
  • REACH
  • 디바이스 마킹
  • 납 마감/볼 재질
  • MSL 등급/피크 리플로우
  • MTBF/FIT 예측
  • 물질 성분
  • 인증 요약
  • 지속적인 신뢰성 모니터링
포함된 정보:
  • 팹 위치
  • 조립 위치

권장 제품에는 본 TI 제품과 관련된 매개 변수, 평가 모듈 또는 레퍼런스 디자인이 있을 수 있습니다.

지원 및 교육

TI 엔지니어의 기술 지원을 받을 수 있는 TI E2E™ 포럼

콘텐츠는 TI 및 커뮤니티 기고자에 의해 "있는 그대로" 제공되며 TI의 사양으로 간주되지 않습니다. 사용 약관을 참조하십시오.

품질, 패키징, TI에서 주문하는 데 대한 질문이 있다면 TI 지원을 방문하세요. ​​​​​​​​​​​​​​

동영상