CDCE937-Q1
- Qualified for Automotive Applications
- AEC-Q100 Qualified With the
Following Results:
- Device Temperature Grade 1: –40°C to 125°C Ambient Operating Temperature Range
- Device HBM ESD Classification Level 2
- Device CDM ESD Classification Level C4B
- In-System Programmability and
EEPROM
- Serial Programmable Volatile Register
- Nonvolatile EEPROM to Store Customer Setting
- Flexible Input Clocking Concept
- External Crystal: 8MHz to 32MHz
- On-Chip VCXO: Pull Range ±150ppm
- Single-Ended LVCMOS up to 160MHz
- Free Selectable Output Frequency up to 230 MHz
- Low-Noise PLL Core
- Integrated PLL Loop Filter Components
- Low Period Jitter (Typical 60ps)
- Separate Output Supply Pins
- CDCE937-Q1: 3.3V and 2.5V
- CDCEL937-Q1: 1.8V
- Flexible Clock Driver
- Three User-Definable Control Inputs [S0/S1/S2]; for Example: SSC Selection, Frequency Switching, Output Enable, or Power Down
- Generates Highly Accurate Clocks for Video, Audio, USB, IEEE1394, RFID, Bluetooth™, WLAN, Ethernet™, and GPS
- Generates Common Clock Frequencies Used With TI- DaVinci™, OMAP™, DSPs
- Programmable SSC Modulation
- Enables 0PPM Clock Generation
- 1.8V Device Power Supply
- Wide Temperature Range –40°C to 125°C
- Packaged in TSSOP
- Development and Programming Kit for Easy PLL Design and Programming (TI Pro-Clock™)
The CDCE937-Q1 and CDCEL937-Q1 devices are modular, phase-locked loop (PLL)-based programmable clock synthesizers. These devices provide flexible and programmable options, such as output clocks, input signals, and control pins, so that the user can configure the CDCEx937-Q1 to the necessary specifications.
The CDCEx937-Q1 generates up to seven output clocks from a single input frequency to enable both board space and cost savings. Additionally, with multiple outputs, the clock generator can replace multiple crystals with one clock generator. This makes the device well-suited for head unit and telematics applications in infotainment and camera systems in ADAS, as these platforms are evolving into smaller and more cost effective systems.
Furthermore, each output can be programmed in-system for any clock frequency up to 230MHz through the integrated, configurable PLL. The PLL also supports spread-spectrum clocking (SSC) with programmable down and center spread. This provides better electromagnetic interference (EMI) performance to enable customers to pass industry standards such as CISPR-25.
Customization of frequency programming and SSC are accessed using three user-defined control pins. This eliminates the additional interface requirement to control the clock. Specific power-up and power-down sequences can also be defined to the user’s needs.
기술 자료
| 상위 문서 | 유형 | 직함 | 형식 옵션 | 최신 영어 버전 다운로드 | 날짜 |
|---|---|---|---|---|---|
| * | 데이터 시트 | CDCEx937-Q1 Programmable 3-PLL VCXO Clock Synthesizer With 1.8V, 2.5V, and 3.3V LVCMOS Outputs datasheet (Rev. D) | PDF | HTML | 2025. 7. 23 | |
| 애플리케이션 노트 | Crystal or Crystal Oscillator Replacement with Silicon Devices | 2014. 6. 18 | |||
| 애플리케이션 노트 | VCXO Application Guideline for CDCE(L)9xx Family (Rev. A) | 2012. 4. 23 | |||
| 사용 설명서 | CDCE(L)9XX & CDCEx06 Programming Evaluation Module Manual (Rev. A) | 2010. 11. 22 | |||
| 애플리케이션 노트 | General I2C / EEPROM usage for the CDCE(L)9xx family | 2010. 1. 26 | |||
| 애플리케이션 노트 | Troubleshooting I2C Bus Protocol | 2009. 10. 19 | |||
| 애플리케이션 노트 | Usage of I2C for CDCE(L)949, CDCE(L)937, CDCE(L)925, CDCE(L)913 | 2009. 9. 23 | |||
| 애플리케이션 노트 | Generating Low Phase-Noise Clocks for Audio Data Converters from Low Frequency | 2008. 3. 31 |
설계 및 개발
추가 조건 또는 필수 리소스는 사용 가능한 경우 아래 제목을 클릭하여 세부 정보 페이지를 확인하세요.
CLOCK-TREE-ARCHITECT — 클록 트리 아키텍트 프로그래밍 소프트웨어
클록 트리 아키텍트는 시스템 요구 사항에 따라 클록 트리 솔루션을 생성하여 설계 프로세스를 간소화하는 클록 트리 합성 툴입니다. 이 툴은 광범위한 클로킹 제품 데이터베이스에서 데이터를 가져와 시스템 수준의 다중 칩 클로킹 솔루션을 생성합니다.
| 패키지 | 핀 | CAD 기호, 풋프린트 및 3D 모델 |
|---|---|---|
| TSSOP (PW) | 20 | Ultra Librarian |
주문 및 품질
권장 제품에는 본 TI 제품과 관련된 매개 변수, 평가 모듈 또는 레퍼런스 디자인이 있을 수 있습니다.