홈 데이터 컨버터 디지털-아날로그 컨버터(DAC) 고속 DAC(>10 MSPS)
홈
데이터 컨버터
디지털-아날로그 컨버터(DAC)
고속 DAC(>10 MSPS)

DAC5675A-SP

활성

QMLV, 150krad, 세라믹, 14비트, 싱글 채널 400 MSPS DAC

지금 주문
데이터시트

DAC5675A-SP

활성
데이터시트 지금 주문

제품 상세 정보

Resolution (Bits) 14 Number of DAC channels 1 Interface type Parallel LVDS Sample/update rate (Msps) 400 Features Low Power Rating Space Interpolation 1x Power consumption (typ) (mW) 660 SFDR (dB) 82 Architecture Current Sink Operating temperature range (°C) -55 to 125 Reference type Int
Resolution (Bits) 14 Number of DAC channels 1 Interface type Parallel LVDS Sample/update rate (Msps) 400 Features Low Power Rating Space Interpolation 1x Power consumption (typ) (mW) 660 SFDR (dB) 82 Architecture Current Sink Operating temperature range (°C) -55 to 125 Reference type Int
CFP (HFG) 52 363.474225 mm² 19.065 x 19.065
  • QMLV (QML Class V) MIL-PRF-38535 Qualified, SMD 5962-07204
    • 5962-0720401VXC – Qualified over the Military Temperature Range (–55°C to 125°C)
    • 5962-0720402VXC – Qualified over Reduced Temperature Range (–55°C to 115°C) for Improved Dynamic Performance
  • High-Performance 52-Pin Ceramic Quad Flat Pack (HFG)
  • 400-MSPS Update Rate
  • LVDS-Compatible Input Interface
  • Spurious-Free Dynamic Range (SFDR) to Nyquist
    • 69 dBc at 70 MHz IF, 400 MSPS
  • W-CDMA Adjacent Channel Power Ratio (ACPR)
    • 73 dBc at 30.72 MHz IF, 122.88 MSPS
    • 71 dBc at 61.44 MHz IF, 245.76 MSPS
  • Differential Scalable Current Outputs: 2 to 20 mA
  • On-Chip 1.2-V Reference
  • Single 3.3-V Supply Operation
  • Power Dissipation: 660 mW at ƒCLK = 400 MSPS, ƒOUT = 20 MHz
  • APPLICATIONS
    • Radiation Hardened Digital to Analog (DAC) Applications
    • Space Satellite RF Data Transmission
    • Cellular Base Transceiver Station Transmit Channel:
      • CDMA: WCDMA, CDMA2000, IS-95
      • TDMA: GSM, IS-136, EDGE/GPRS
      • Supports Single-Carrier and Multicarrier Applications
    • Engineering Evaluation (/EM) Samples are Available(1)

(1) These units are intended for engineering evaluation only. They are processed to a non-compliant flow (for example, no burn-in) and are tested to temperature rating of 25°C only. These units are not suitable for qualification, production, radiation testing or flight use. Parts are not warranted for performance on full MIL specified temperature range of –55°C to 125°C or operating life.
All other trademarks are the property of their respective owners
  • QMLV (QML Class V) MIL-PRF-38535 Qualified, SMD 5962-07204
    • 5962-0720401VXC – Qualified over the Military Temperature Range (–55°C to 125°C)
    • 5962-0720402VXC – Qualified over Reduced Temperature Range (–55°C to 115°C) for Improved Dynamic Performance
  • High-Performance 52-Pin Ceramic Quad Flat Pack (HFG)
  • 400-MSPS Update Rate
  • LVDS-Compatible Input Interface
  • Spurious-Free Dynamic Range (SFDR) to Nyquist
    • 69 dBc at 70 MHz IF, 400 MSPS
  • W-CDMA Adjacent Channel Power Ratio (ACPR)
    • 73 dBc at 30.72 MHz IF, 122.88 MSPS
    • 71 dBc at 61.44 MHz IF, 245.76 MSPS
  • Differential Scalable Current Outputs: 2 to 20 mA
  • On-Chip 1.2-V Reference
  • Single 3.3-V Supply Operation
  • Power Dissipation: 660 mW at ƒCLK = 400 MSPS, ƒOUT = 20 MHz
  • APPLICATIONS
    • Radiation Hardened Digital to Analog (DAC) Applications
    • Space Satellite RF Data Transmission
    • Cellular Base Transceiver Station Transmit Channel:
      • CDMA: WCDMA, CDMA2000, IS-95
      • TDMA: GSM, IS-136, EDGE/GPRS
      • Supports Single-Carrier and Multicarrier Applications
    • Engineering Evaluation (/EM) Samples are Available(1)

(1) These units are intended for engineering evaluation only. They are processed to a non-compliant flow (for example, no burn-in) and are tested to temperature rating of 25°C only. These units are not suitable for qualification, production, radiation testing or flight use. Parts are not warranted for performance on full MIL specified temperature range of –55°C to 125°C or operating life.
All other trademarks are the property of their respective owners

The DAC5675A-SP is a radiation-tolerant, 14-bit resolution high-speed digital-to-analog converter (DAC) primarily suited for space satellite applications. The DAC5675A-SP is designed for high-speed digital data transmission in wired and wireless communication systems, high-frequency direct digital synthesis (DDS), and waveform reconstruction in test and measurement applications. The DAC5675A-SP has excellent SFDR at high intermediate frequencies, which makes it well suited for multicarrier transmission in TDMA and CDMA based cellular base transceiver stations (BTSs).

The DAC5675A-SP operates from a single supply voltage of 3.3 V. Power dissipation is 660 mW at ƒCLK = 400 MSPS, ƒOUT = 70 MHz. The DAC5675A-SP provides a nominal full-scale differential current output of 20 mA, supporting both single-ended and differential applications. The output current can be directly fed to the load with no additional external output buffer required. The output is referred to the analog supply voltage AVDD.

The DAC5675A-SP includes a low-voltage differential signaling (LVDS) interface for high-speed digital data input. LVDS features a low differential voltage swing with a low constant power consumption across frequency, allowing for high-speed data transmission with low noise levels (low electromagnetic interference (EMI)).

LVDS is typically implemented in low-voltage digital CMOS processes, making it the ideal technology for high-speed interfacing between the DAC5675A-SP and high-speed low-voltage CMOS ASICs or FPGAs.

The DAC5675A-SP current-source-array architecture supports update rates of up to 400 MSPS. On-chip edge-triggered input latches provide for minimum setup and hold times, thereby relaxing interface timing.

The DAC5675A-SP is specifically designed for a differential transformer-coupled output with a 50-Ω doubly-terminated load. With the 20-mA full-scale output current, both a 4:1 impedance ratio (resulting in an output power of 4 dBm) and 1:1 impedance ratio transformer (–2 dBm) is supported. The last configuration is preferred for optimum performance at high output frequencies and update rates. The outputs are terminated to AVDD and have voltage compliance ranges from AVDD – 1 to AVDD + 0.3 V.

An accurate on-chip 1.2-V temperature-compensated bandgap reference and control amplifier allows the user to adjust this output current from 20 to 2 mA. This provides 20-dB gain range control capabilities. Alternatively, an external reference voltage may be applied. The DAC5675A-SP features a SLEEP mode, which reduces the standby power to approximately 18 mW.

The DAC5675A-SP is available in a 52-pin ceramic nonconductive tie-bar package (HFG). The device is specified for operation over the military temperature range of –55°C to 125°C and W temperature range of –55°C to 115°C.

The DAC5675A-SP is a radiation-tolerant, 14-bit resolution high-speed digital-to-analog converter (DAC) primarily suited for space satellite applications. The DAC5675A-SP is designed for high-speed digital data transmission in wired and wireless communication systems, high-frequency direct digital synthesis (DDS), and waveform reconstruction in test and measurement applications. The DAC5675A-SP has excellent SFDR at high intermediate frequencies, which makes it well suited for multicarrier transmission in TDMA and CDMA based cellular base transceiver stations (BTSs).

The DAC5675A-SP operates from a single supply voltage of 3.3 V. Power dissipation is 660 mW at ƒCLK = 400 MSPS, ƒOUT = 70 MHz. The DAC5675A-SP provides a nominal full-scale differential current output of 20 mA, supporting both single-ended and differential applications. The output current can be directly fed to the load with no additional external output buffer required. The output is referred to the analog supply voltage AVDD.

The DAC5675A-SP includes a low-voltage differential signaling (LVDS) interface for high-speed digital data input. LVDS features a low differential voltage swing with a low constant power consumption across frequency, allowing for high-speed data transmission with low noise levels (low electromagnetic interference (EMI)).

LVDS is typically implemented in low-voltage digital CMOS processes, making it the ideal technology for high-speed interfacing between the DAC5675A-SP and high-speed low-voltage CMOS ASICs or FPGAs.

The DAC5675A-SP current-source-array architecture supports update rates of up to 400 MSPS. On-chip edge-triggered input latches provide for minimum setup and hold times, thereby relaxing interface timing.

The DAC5675A-SP is specifically designed for a differential transformer-coupled output with a 50-Ω doubly-terminated load. With the 20-mA full-scale output current, both a 4:1 impedance ratio (resulting in an output power of 4 dBm) and 1:1 impedance ratio transformer (–2 dBm) is supported. The last configuration is preferred for optimum performance at high output frequencies and update rates. The outputs are terminated to AVDD and have voltage compliance ranges from AVDD – 1 to AVDD + 0.3 V.

An accurate on-chip 1.2-V temperature-compensated bandgap reference and control amplifier allows the user to adjust this output current from 20 to 2 mA. This provides 20-dB gain range control capabilities. Alternatively, an external reference voltage may be applied. The DAC5675A-SP features a SLEEP mode, which reduces the standby power to approximately 18 mW.

The DAC5675A-SP is available in a 52-pin ceramic nonconductive tie-bar package (HFG). The device is specified for operation over the military temperature range of –55°C to 125°C and W temperature range of –55°C to 115°C.
open-in-new 기타 고속 DAC(>10 MSPS) 찾기
다운로드 스크립트와 함께 비디오 보기 동영상

기술 문서

star =TI에서 선정한 이 제품의 인기 문서
검색된 결과가 없습니다. 검색어를 지우고 다시 시도하십시오.
모두 보기12
유형 직함 날짜
* Data sheet DAC5675A-SP Radiation-Tolerant, 14-Bit, 400-MSPS Digital-to-Analog Converter datasheet (Rev. H) PDF | HTML 2016/08/04
* Radiation & reliability report ICS Radiation Test Results TI-DAC5675A-SP 14-Bit DAC 2021/01/07
* SMD DAC5675A-SP SMD 5962-07204 2016/07/08
* Radiation & reliability report DAC5675A SEE Report 2015/03/31
More literature TI Engineering Evaluation Units vs. MIL-PRF-38535 QML Class V Processing (Rev. A) 2023/08/31
Application note Heavy Ion Orbital Environment Single-Event Effects Estimations (Rev. A) PDF | HTML 2022/11/17
Application note Single-Event Effects Confidence Interval Calculations (Rev. A) PDF | HTML 2022/10/19
Selection guide TI Space Products (Rev. I) 2022/03/03
E-book Radiation Handbook for Electronics (Rev. A) 2019/05/21
Application note High Speed, Digital-to-Analog Converters Basics (Rev. A) 2012/10/23
Application note CDCE72010 as a Clocking Solution for High-Speed Analog-to-Digital Converters 2008/06/08
Application note Phase Noise Performance and Jitter Cleaning Ability of CDCE72010 2008/06/02

설계 및 개발

추가 조건 또는 필수 리소스는 사용 가능한 경우 아래 제목을 클릭하여 세부 정보 페이지를 확인하세요.

시뮬레이션 모델

DAC5675A-SP IBIS MODEL (Rev. A)

SLAM279A.ZIP (4 KB) - IBIS Model
다운로드
시뮬레이션 툴

PSPICE-FOR-TI — TI 설계 및 시뮬레이션 툴용 PSpice®

TI용 PSpice®는 아날로그 회로의 기능을 평가하는 데 사용되는 설계 및 시뮬레이션 환경입니다. 완전한 기능을 갖춘 이 설계 및 시뮬레이션 제품군은 Cadence®의 아날로그 분석 엔진을 사용합니다. 무료로 제공되는 TI용 PSpice에는 아날로그 및 전력 포트폴리오뿐 아니라 아날로그 행동 모델에 이르기까지 업계에서 가장 방대한 모델 라이브러리 중 하나가 포함되어 있습니다.

TI 설계 및 시뮬레이션 환경용 PSpice는 기본 제공 라이브러리를 이용해 복잡한 혼합 신호 설계를 시뮬레이션할 수 있습니다. 레이아웃 및 제작에 (...)
요청
패키지 핀 다운로드
CFP (HFG) 52 옵션 보기
TI의 평가 항목에 대한 표준 약관이 적용됩니다.

주문 및 품질

포함된 정보:
  • RoHS
  • REACH
  • 디바이스 마킹
  • 납 마감/볼 재질
  • MSL 등급/피크 리플로우
  • MTBF/FIT 예측
  • 물질 성분
  • 인증 요약
  • 지속적인 신뢰성 모니터링
포함된 정보:
  • 팹 위치
  • 조립 위치

권장 제품에는 본 TI 제품과 관련된 매개 변수, 평가 모듈 또는 레퍼런스 디자인이 있을 수 있습니다.

지원 및 교육

TI 엔지니어의 기술 지원을 받을 수 있는 TI E2E™ 포럼

포럼 주제 모두 보기(영문)

콘텐츠는 TI 및 커뮤니티 기고자에 의해 "있는 그대로" 제공되며 TI의 사양으로 간주되지 않습니다. 사용 약관을 참조하십시오.

품질, 패키징, TI에서 주문하는 데 대한 질문이 있다면 TI 지원을 방문하세요. ​​​​​​​​​​​​​​

동영상