SN74LVC3G17
- Available in the Texas Instruments
NanoFree™ Package - Supports 5-V VCC Operation
- Inputs Accept Voltages to 5.5 V
- Maximum tpd of 5.4 ns at 3.3 V
- Low Power Consumption, 10-µA Maximum ICC
- ±24-mA Output Drive at 3.3 V
- Typical VOLP (Output Ground Bounce)
<0.8 V at VCC = 3.3 V, TA = 25°C - Typical VOHV (Output VOH Undershoot)
>2 V at VCC = 3.3 V, TA = 25°C - Ioff Supports Live Insertion, Partial-Power-Down
Mode and Back Drive Protection - Latch-Up Performance Exceeds 100 mA
Per JESD 78, Class II - ESD Protection Exceeds JESD 22
- 2000-V Human Body Model (A114-A)
- 200-V Machine Model (A115-A)
- 1000-V Charged-Device Model (C101)
This triple Schmitt-trigger buffer is designed for 1.65-V to 5.5-V VCC operation.
The SN74LVC3G17 device contains three buffers and performs the Boolean function Y = A. The device functions as three independent buffers but, because of Schmitt action, it may have different input threshold levels for positive-going (VT+) and negative-going (VT) signals.
This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.
NanoFree package technology is a major breakthrough in IC packaging concepts, using the die as the package.
관심 가지실만한 유사 제품
비교 대상 장치와 동일한 기능을 지원하는 핀 대 핀.
기술 자료
| 상위 문서 | 유형 | 직함 | 형식 옵션 | 최신 영어 버전 다운로드 | 날짜 |
|---|---|---|---|---|---|
| * | 데이터 시트 | SN74LVC3G17 Triple Schmitt-Trigger Buffer datasheet (Rev. F) | PDF | HTML | 2015. 8. 31 | |
| Application brief | Understanding Schmitt Triggers (Rev. B) | PDF | HTML | 2025. 4. 17 |
설계 및 개발
추가 조건 또는 필수 리소스는 사용 가능한 경우 아래 제목을 클릭하여 세부 정보 페이지를 확인하세요.
5-8-LOGIC-EVM — 5핀~8핀 DCK, DCT, DCU, DRL 및 DBV 패키지용 일반 논리 평가 모듈
AM261-SOM-EVM — AM261x 제어 시스템 온 모듈(SOM) 평가 모듈
TIDA-00178 — Sitara AM437x와 Sin/Cos 인코더의 인터페이스 레퍼런스 디자인
The TIDA-00178 reference design is an EMC compliant industrial interface to Sin/Cos position encoders. Applications include industrial drives, which require accurate speed and position control.
The design utilizes a 16-bit dual sample ADC with drop-in compatible 14- or 12-bit versions available, (...)
| 패키지 | 핀 | CAD 기호, 풋프린트 및 3D 모델 |
|---|---|---|
| VSSOP (DCU) | 8 | Ultra Librarian |
| SSOP (DCT) | 8 | Ultra Librarian |
| DSBGA (YZP) | 8 | Ultra Librarian |