UCC27624V-Q1
- Qualified for Automotive Applications
- AEC-Q100 Qualified
- Device Temperature Grade 1
- Typical 5A peak source and sink drive current for each channel
- Input and enable pins capable of handling –10V
- Output capable of handling –2V transients
- Absolute maximum VDD voltage: 30V
- Wide VDD operating range from 9.5V to 26V with UVLO
- Hysteretic-logic thresholds for high noise immunity
- VDD independent input thresholds (TTL compatible)
- Fast propagation delays (17ns typical)
- Fast rise and fall times (6ns and 10ns typical)
- 1ns typical delay matching between the two channels
- Two channels can be paralleled for higher drive current
- SOIC8 and VSSOP8 PowerPAD™ package options
- Operating junction temperature range of –40°C to 150°C
The UCC27624V-Q1 is a dual-channel, high-speed, low-side gate driver that effectively drives MOSFET, IGBT and SiC power switches. UCC27624V-Q1 has a typical peak drive strength of 5A, which reduces rise and fall times of the power switches, lowers switching losses, and increases efficiency. The devices fast propagation delay (17ns typical) yields better power stage efficiency by improving the deadtime optimization, pulse width utilization, control loop response, and transient performance of the system.
UCC27624V-Q1 can handle –10V at its inputs, which improves robustness in systems with moderate ground bouncing. The inputs are independent of supply voltage and can be connected to most controller outputs for maximum control flexibility. An independent enable signal allows the power stage to be controlled independently of main control logic. In the event of a system fault, the gate driver can quickly shut-off by pulling enable low. Many high-frequency switching power supplies exhibit noise at the gate of the power device, which can get injected into the output pin on the gate driver and can cause the driver to malfunction. The devices transient reverse current and reverse voltage capability allow it to tolerate noise on the gate of the power device or pulse-transformer and avoid driver malfunction.
The UCC27624V-Q1 also features undervoltage lockout (UVLO) for improved system robustness. When there is not enough bias voltage to fully enhance the power device, the gate driver output is held low by the strong internal pull down MOSFET.
관심 가지실만한 유사 제품
비교 대상 장치보다 업그레이드된 기능을 지원하는 드롭인 대체품
기술 자료
| 유형 | 직함 | 날짜 | ||
|---|---|---|---|---|
| * | Data sheet | UCC27624V-Q1 30V, 5A, Dual-Channel, 8V-UVLO, Low-Side Gate Driver with –10V Input Capability For Automotive Applications datasheet | PDF | HTML | 2025/03/25 |
| White paper | Driving the Next xEVs With High-Performing Non-Isolated Gate Drivers | PDF | HTML | 2025/04/02 | |
| Product overview | UCC27624: Enabling Higher Efficiency in a Smaller Package | PDF | HTML | 2025/03/27 | |
| Application note | Review of Different Power Factor Correction (PFC) Topologies' Gate Driver Needs | PDF | HTML | 2024/01/22 | |
| Application brief | External Gate Resistor Selection Guide (Rev. A) | 2020/02/28 | ||
| White paper | Driving the future of HEV/EV with high-voltage solutions (Rev. B) | 2018/05/16 |
설계 및 개발
추가 조건 또는 필수 리소스는 사용 가능한 경우 아래 제목을 클릭하여 세부 정보 페이지를 확인하세요.
UCC57142EVM — UCC57142 평가 모듈
PSPICE-FOR-TI — TI 설계 및 시뮬레이션 툴용 PSpice®
TI 설계 및 시뮬레이션 환경용 PSpice는 기본 제공 라이브러리를 이용해 복잡한 혼합 신호 설계를 시뮬레이션할 수 있습니다. 레이아웃 및 제작에 착수하기 (...)
| 패키지 | 핀 | CAD 기호, 풋프린트 및 3D 모델 |
|---|---|---|
| HVSSOP (DGN) | 8 | Ultra Librarian |
| SOIC (D) | 8 | Ultra Librarian |
주문 및 품질
- RoHS
- REACH
- 디바이스 마킹
- 납 마감/볼 재질
- MSL 등급/피크 리플로우
- MTBF/FIT 예측
- 물질 성분
- 인증 요약
- 지속적인 신뢰성 모니터링
- 팹 위치
- 조립 위치