CDCM7005-SP
- High Performance LVPECL and LVCMOS PLL
Clock Synchronizer - Two Reference Clock Inputs (Primary and
Secondary Clock) for Redundancy Support
With Manual or Automatic Selection - Accepts LVCMOS Input Frequencies Up to
200 MHz - VCXO_IN Clock is Synchronized to One of the
Two Reference Clocks - VCXO_IN Frequencies Up to 2 GHz (LVPECL)
- Outputs can be a Combination of LVPECL and
LVCMOS (Up to Five Differential LVPECL
Outputs or Up to 10 LVCMOS Outputs) - Output Frequency is Selectable by x1, /2, /3, /4,
/6, /8, /16 on Each Output
Individually - Efficient Jitter Cleaning from Low PLL Loop
Bandwidth - Low Phase Noise PLL Core
- Programmable Phase Offset (PRI_REF and
SEC_REF to Outputs) - Wide Charge Pump Current Range From
200 µA to 3 mA - Analog and Digital PLL Lock Indication
- Provides VBB Bias Voltage Output for Single-
Ended Input Signals (VCXO_IN) - Frequency Hold Over Mode Improves Fail-Safe
Operation - Power-Up Control Forces LVPECL Outputs to Tri-
State at VCC < 1.5 V - SPI Controllable Device Setting
- 3.3-V Power Supply
- High-Performance 52 Pin Ceramic Quad Flat
Pack (HFG) - Rad-Tolerant : 50 kRad (Si) TID
- QML-V Qualified, SMD 5962-07230
- Military Temperature Range: –55°C to 125°C Tcase
- Engineering Evaluation (/EM) Samples are
Available(1)
The CDCM7005-SP is a high-performance, low phase noise and low skew clock synchronizer that synchronizes a VCXO (voltage controlled crystal oscillator) or VCO (voltage controlled oscillator) frequency to one of the two reference clocks. The programmable pre-divider M and the feedback-dividers N and P give a high flexibility to the frequency ratio of the reference clock to VC(X)O as VC(X)O_IN / PRI_REF = (N × P) / M or VC(X)O_IN / SEC_REF = (N × P) / M.
VC(X)O_IN clock operates up to 2 GHz. Through the selection of external VC(X)O and loop filter components, the PLL loop bandwidth and damping factor can be adjust to meet different system requirements.
The CDCM7005-SP can lock to one of two reference clock inputs (PRI_REF and SEC_REF), supports frequency hold-over mode and fast-frequency-locking for fail-safe and increased system redundancy. The outputs of the CDCM7005-SP are user definable and can be any combination of up to five LVPECL outputs or up to 10 LVCMOS outputs. The LVCMOS outputs are arranged in pairs (Y0A:Y0B, Y1A:Y1B, Ω), so that each pair has the same frequency. But each output can be separately inverted and disabled. The built in synchronization latches ensure that all outputs are synchronized for low output skew.
All device settings, like outputs signaling, divider value, input selection, and many more, are programmable by SPI (3-wire serial peripheral interface). SPI allows individually control of the device settings.
The device operates in a 3.3-V environment and is characterized for operation from –55°C to 125°C (Tcase).
技術文件
| 重要文件 | 類型 | 標題 | 格式選項 | 下載最新的英文版本 | 日期 | |
|---|---|---|---|---|---|---|
| * | 資料表 | CDCM7005-SP 3.3-V High Performance Rad-Tolerant Class V, Clock Synchronizer and Jitter Cleaner datasheet (Rev. G) | PDF | HTML | 2015/12/3 | ||
| * | 輻射及可靠性報告 | CDCM7005-SP Single-Event Effects Report | 2025/6/4 | |||
| * | 輻射及可靠性報告 | CDCM7005MHFG-V Radiation Test Report | 2014/11/12 | |||
| * | SMD | CDCM7005-SP SMD 5962-07230 | 2016/7/8 | |||
| 選擇指南 | TI Space Products (Rev. L) | 2026/3/27 | ||||
| Application brief | DLA Approved Optimizations for QML Products (Rev. C) | PDF | HTML | 2025/6/17 | |||
| 應用說明 | Heavy Ion Orbital Environment Single-Event Effects Estimations (Rev. B) | PDF | HTML | 2025/6/10 | |||
| 更多文件說明 | TI Engineering Evaluation Units vs. MIL-PRF-38535 QML Class V Processing (Rev. B) | 2025/2/20 | ||||
| 應用說明 | Single-Event Effects Confidence Interval Calculations (Rev. A) | PDF | HTML | 2022/10/19 | |||
| 電子書 | Radiation Handbook for Electronics (Rev. A) | 2019/5/21 | ||||
| 應用說明 | Phase Noise/Phase Jitter Performance of CDCM7005 | 2005/7/26 |
設計與開發
如需其他條款或必要資源，請按一下下方的任何標題以檢視詳細頁面 (如有)。
CDCM7005EVM-CVAL — CDCM7005-SP 評估模組
The CDCM7005 is a high-performance, low phase noise and low skew clock synchronizer that synchronizes an on-board voltage controlled crystal oscillator (VC(X)O) frequency to an external reference clock. The device operates up to 2 GHz. The PLL loop bandwidth and damping factor can be adjusted to (...)
SGLC002 — CDCM7005-SP EVM GUI
CLOCK-TREE-ARCHITECT — 時鐘樹架構程式設計軟體
時鐘樹架構是一款時鐘樹合成工具，可根據您的系統需求產生時鐘樹解決方案，進而簡化您的設計流程。此工具可從廣泛的計時產品資料庫中汲取資料，產生系統級多晶片計時解決方案。
| 封裝 | 針腳 | CAD 符號、佔位空間與 3D 模型 |
|---|---|---|
| CFP (HFG) | 52 | Ultra Librarian |
訂購與品質
建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。