首頁 時鐘與計時 時鐘產生器
首頁
時鐘與計時
時鐘產生器

CDCM9102

現行

低雜訊雙通道 100-MHz PCIe 時脈產生器

立即訂購
產品規格表

CDCM9102

現行
產品規格表 立即訂購

產品詳細資料

Function Clock generator Number of outputs 2 Output frequency (max) (MHz) 1296 Core supply voltage (V) 3.3 Output supply voltage (V) 3.3 Input type LVPECL Output type LVDS Operating temperature range (°C) -40 to 85 Features 3.3-V VCC/VDD, Pin programmable Rating Catalog
Function Clock generator Number of outputs 2 Output frequency (max) (MHz) 1296 Core supply voltage (V) 3.3 Output supply voltage (V) 3.3 Input type LVPECL Output type LVDS Operating temperature range (°C) -40 to 85 Features 3.3-V VCC/VDD, Pin programmable Rating Catalog
VQFN (RHB) 32 25 mm² 5 x 5
  • Integrated Low-Noise Clock Generator Including
    PLL, VCO, and Loop Filter
  • Two Low-Noise 100-MHz Clocks (LVPECL,
    LVDS, or pair of LVCMOS)
    • Support for HCSL Signaling Levels
      (AC-Coupled)
    • Typical Period Jitter: 21 ps pk-pk
    • Typical Random Jitter: 510 fs RMS
    • Output Type Set by Pins
  • Bonus Single-Ended 25-MHz Output
  • Integrated Crystal Oscillator Input Accepts
    25-MHz Crystal
  • Output Enable Pin Shuts Off Device and Outputs
  • 5-mm × 5-mm 32-Pin VQFN Package
  • ESD Protection Exceeds 2000 V HBM, 500 V
    CDM
  • Industrial Temperature Range (–40°C to 85°C)
  • 3.3-V Power Supply
  • Integrated Low-Noise Clock Generator Including
    PLL, VCO, and Loop Filter
  • Two Low-Noise 100-MHz Clocks (LVPECL,
    LVDS, or pair of LVCMOS)
    • Support for HCSL Signaling Levels
      (AC-Coupled)
    • Typical Period Jitter: 21 ps pk-pk
    • Typical Random Jitter: 510 fs RMS
    • Output Type Set by Pins
  • Bonus Single-Ended 25-MHz Output
  • Integrated Crystal Oscillator Input Accepts
    25-MHz Crystal
  • Output Enable Pin Shuts Off Device and Outputs
  • 5-mm × 5-mm 32-Pin VQFN Package
  • ESD Protection Exceeds 2000 V HBM, 500 V
    CDM
  • Industrial Temperature Range (–40°C to 85°C)
  • 3.3-V Power Supply

The CDCM9102 is a low-jitter clock generator designed to provide reference clocks for communications standards such as PCI Express™. The device supports up to PCIE gen3 and is easy to configure and use. The CDCM9102 provides two 100-MHz differential clock ports. The output types supported for these ports include LVPECL, LVDS, or a pair of LVCMOS buffers. HCSL signaling is supported using an AC-coupled network. The user configures the output buffer type desired by strapping device pins. Additionally, a single-ended 25-MHz clock output port is provided. Uses for this port include general-purpose clocking, clocking Ethernet PHYs, or providing a reference clock for additional clock generators. All clocks generated are derived from a single external 25-MHz crystal.

The CDCM9102 is a low-jitter clock generator designed to provide reference clocks for communications standards such as PCI Express™. The device supports up to PCIE gen3 and is easy to configure and use. The CDCM9102 provides two 100-MHz differential clock ports. The output types supported for these ports include LVPECL, LVDS, or a pair of LVCMOS buffers. HCSL signaling is supported using an AC-coupled network. The user configures the output buffer type desired by strapping device pins. Additionally, a single-ended 25-MHz clock output port is provided. Uses for this port include general-purpose clocking, clocking Ethernet PHYs, or providing a reference clock for additional clock generators. All clocks generated are derived from a single external 25-MHz crystal.
open-in-new 尋找其它 時鐘產生器
下載 觀看有字幕稿的影片 影片

您可能會感興趣的類似產品

open-in-new 比較替代產品
具備升級功能，可直接投入使用替代所比較的產品
CDCE6214 現行 具有單一 PLL、四個差分輸出的超低功耗時脈產生器 Supports PCIe Gen6 Clock Gen solution

技術文件

star =TI 所選的此產品重要文件
找不到結果。請清除您的搜尋條件，然後再試一次。
檢視所有 2
類型 標題 日期
* Data sheet CDCM9102 Low-Noise Two-Channel 100-MHz Clock Generator datasheet (Rev. A) PDF | HTML 2016年 4月 25日
EVM User's guide CDCM9102EVM Evaluation Module 2012年 2月 27日

設計與開發

如需其他條款或必要資源，請按一下下方的任何標題以檢視詳細頁面 (如有)。

開發板

CDCM9102EVM — CDCM9102 評估模組

CDCM9102EVM is the evaluation module for CDCM9102, a low-jitter clock generator designed to provide reference clocks for communications standards such as PCI Express. The device is easy to configure and use. The CDCM9102 provides two 100-MHz differential clock ports. The output types supported for (...)

使用指南: PDF
TI.com 無法提供
開發板

EVMX777BG-01-00-00 — J6Entry、RSP 和 TDA2E-17 CPU 板評估模組

J6Entry, RSP and TDA2E-17 CPU Board EVM is an evaluation platform designed to speed up development efforts and reduce time to market for Infotainment  reconfigurable Digital Cluster or Integrated Digital Cockpit and ADAS applications. The CPU board integrates key peripherals such as parallel (...)
造訪合作夥伴網站
開發板

EVMX777G-01-20-00 — J6Entry/RSP 車載資訊娛樂系統 (CPU+顯示器+JAMR3) 評估模組

The J6Entry/RSP EVM is an evaluation platform designed to speed up development efforts and reduce time to market for applications such as Infotainment, reconfigurable Digital Cluster or Integrated Digital Cockpit.

The main CPU board integrates these key peripherals such as Ethernet or HDMI, while (...)

造訪合作夥伴網站
模擬型號

CDCM9102 IBIS Model

SCAM055.ZIP (64 KB) - IBIS Model
下載
設計工具

CLOCK-TREE-ARCHITECT — 時鐘樹架構程式設計軟體

Clock tree architect is a clock tree synthesis tool that streamlines your design process by generating clock tree solutions based on your system requirements. The tool pulls data from an extensive database of clocking products to generate a system-level multi-chip clocking solution.
立即進行設計
模擬工具

PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
要求
參考設計

TIDEP0076 — 基於 AM572x 處理器並採用 DLP® 結構光的 3D 機器視覺參考設計

The TIDEP0076 3D machine vision design describes an embedded 3D scanner based on the structured light principle. A digital camera along with a Sitara™ AM57xx processor System on Chip (SoC)  is used to capture reflected light patterns from a DLP4500-based projector. Subsquent processing (...)
Design guide: PDF
電路圖: PDF
參考設計

TIDEP-0075 — 工業通訊閘道 PROFINET IRT 轉 PROFIBUS 主站參考設計

PROFINET is becoming the leading industrial Ethernet protocol in automation due to its high-speed, deterministic communications and enterprise connectivity. However, as the world’s most popular fieldbus, PROFIBUS’s importance and usage will continue for many years due to legacy (...)
Design guide: PDF
電路圖: PDF
參考設計

TIDEP0078 — 適用於 AM572x 的 OPC UA 資料存取伺服器參考設計

OPC UA is an industrial machine-to-machine protocol designed to allow interoperability and communication between all machines connected under Industry 4.0. This reference design demonstrates use of the Matrikon OPC™ OPC UA server development kit (SDK) to allow communications using an OPC UA (...)
Design guide: PDF
電路圖: PDF
參考設計

TIDEP0046 — 基於 AM57x 使用 OpenCL 進行 DSP 加速的 Monte-Carlo 模擬參考設計

TI’s high performance ARM® Cortex®-A15 based AM57x processors also integrate C66x DSPs. These DSPs were designed to handle high signal and data processing tasks that are often required by industrial, automotive and financial applications. The AM57x OpenCL implementation makes it easy (...)
Design guide: PDF
電路圖: PDF
參考設計

TIDEP0047 — 採用 TI AM57x 處理器參考設計的電源和熱能設計考量

This is a reference design based on the AM57x processor and companion TPS659037 power management integrated circuit (PMIC).  This design specifically highlights important power and thermal design considerations and techniques for systems designed with AM57x and TPS659037.  It includes (...)
Design guide: PDF
電路圖: PDF
封裝 引腳 下載
VQFN (RHB) 32 檢視選項
適用 TI 的評估品項標準條款與條件。

訂購與品質

內含資訊：
  • RoHS
  • REACH
  • 產品標記
  • 鉛塗層/球物料
  • MSL 等級/回焊峰值
  • MTBF/FIT 估算值
  • 材料內容
  • 資格摘要
  • 進行中可靠性監測
內含資訊：
  • 晶圓廠位置
  • 組裝地點

建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

以英文檢視所有論壇主題

內容係由 TI 和社群貢獻者依「現狀」提供，且不構成 TI 規範。檢視使用條款。

若有關於品質、封裝或訂購 TI 產品的問題，請參閱 TI 支援。​​​​​​​​​​​​​​

影片