產品詳細資料

Number of channels 1 Total supply voltage (+5 V = 5, ±5 V = 10) (min) (V) 10 Total supply voltage (+5 V = 5, ±5 V = 10) (max) (V) 30 GBW (typ) (MHz) 10 Slew rate (typ) (V/µs) 13 Rail-to-rail No Vos (offset voltage at 25°C) (max) (mV) 4 Iq per channel (typ) (mA) 4 Vn at 1 kHz (typ) (nV√Hz) 3.5 Features Decompensated, Standard Amps THD + N at 1 kHz (typ) (%) 0.002 Rating Catalog Operating temperature range (°C) 0 to 70 Iout (typ) (A) 0.038 Architecture Bipolar CMRR (typ) (dB) 100 Input bias current (max) (pA) 1500000
Number of channels 1 Total supply voltage (+5 V = 5, ±5 V = 10) (min) (V) 10 Total supply voltage (+5 V = 5, ±5 V = 10) (max) (V) 30 GBW (typ) (MHz) 10 Slew rate (typ) (V/µs) 13 Rail-to-rail No Vos (offset voltage at 25°C) (max) (mV) 4 Iq per channel (typ) (mA) 4 Vn at 1 kHz (typ) (nV√Hz) 3.5 Features Decompensated, Standard Amps THD + N at 1 kHz (typ) (%) 0.002 Rating Catalog Operating temperature range (°C) 0 to 70 Iout (typ) (A) 0.038 Architecture Bipolar CMRR (typ) (dB) 100 Input bias current (max) (pA) 1500000
PDIP (P) 8 92.5083 mm² 9.81 x 9.43 SOIC (D) 8 29.4 mm² 4.9 x 6
  • Equivalent Input Noise Voltage
    3.5 nV/√Hz Typ
  • Unity-Gain Bandwidth 10 MHz Typ
  • Common-Mode Rejection Ratio 100 dB Typ
  • High DC Voltage Gain 100 V/mV Typ
  • Peak-to-Peak Output Voltage Swing 32 V Typ
    With VCC± = ±18 V and RL = 600 Ω
  • High Slew Rate 13 V/µs Typ
  • Wide Supply-Voltage Range ±3 V to ±20 V
  • Low Harmonic Distortion
  • Offset Nulling Capability
  • External Compensation Capability
  • Equivalent Input Noise Voltage
    3.5 nV/√Hz Typ
  • Unity-Gain Bandwidth 10 MHz Typ
  • Common-Mode Rejection Ratio 100 dB Typ
  • High DC Voltage Gain 100 V/mV Typ
  • Peak-to-Peak Output Voltage Swing 32 V Typ
    With VCC± = ±18 V and RL = 600 Ω
  • High Slew Rate 13 V/µs Typ
  • Wide Supply-Voltage Range ±3 V to ±20 V
  • Low Harmonic Distortion
  • Offset Nulling Capability
  • External Compensation Capability

The NE5534, NE5534A, SA5534, and SA5534A devices are high-performance operational amplifiers combining excellent dc and ac characteristics. Some of the features include very low noise, high output-drive capability, high unity-gain and maximum-output-swing bandwidths, low distortion, and high slew rate.

These operational amplifiers are compensated internally for a gain equal to or greater than three. Optimization of the frequency response for various applications can be obtained by use of an external compensation capacitor between COMP and COMP/BAL. The devices feature input-protection diodes, output short-circuit protection, and offset-voltage nulling capability with use of the BALANCE and COMP/BAL pins.

For the NE5534A and SA5534A devices, a maximum limit is specified for the equivalent input noise voltage.

The NE5534, NE5534A, SA5534, and SA5534A devices are high-performance operational amplifiers combining excellent dc and ac characteristics. Some of the features include very low noise, high output-drive capability, high unity-gain and maximum-output-swing bandwidths, low distortion, and high slew rate.

These operational amplifiers are compensated internally for a gain equal to or greater than three. Optimization of the frequency response for various applications can be obtained by use of an external compensation capacitor between COMP and COMP/BAL. The devices feature input-protection diodes, output short-circuit protection, and offset-voltage nulling capability with use of the BALANCE and COMP/BAL pins.

For the NE5534A and SA5534A devices, a maximum limit is specified for the equivalent input noise voltage.

下載 觀看有字幕稿的影片 影片

技術文件

star =TI 所選的此產品重要文件
找不到結果。請清除您的搜尋條件,然後再試一次。
檢視所有 2
類型 標題 日期
* Data sheet NE5534x, SA5534x Low-Noise Operational Amplifiers datasheet (Rev. D) PDF | HTML 2014年 11月 20日
E-book The Signal e-book: A compendium of blog posts on op amp design topics 2017年 3月 28日

設計與開發

如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。

模擬型號

NE5534(A) PSpice Model

SLOJ049.ZIP (0 KB) - PSpice Model
計算工具

ANALOG-ENGINEER-CALC — 類比工程師計算機

The Analog Engineer’s Calculator is designed to speed up many of the repetitive calculations that analog circuit design engineers use on a regular basis. This PC-based tool provides a graphical interface with a list of various common calculations ranging from setting op-amp gain with feedback (...)
模擬工具

PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
模擬工具

TINA-TI — 基於 SPICE 的類比模擬程式

TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)
使用指南: PDF
封裝 針腳 CAD 符號、佔位空間與 3D 模型
PDIP (P) 8 Ultra Librarian
SOIC (D) 8 Ultra Librarian

訂購與品質

內含資訊:
  • RoHS
  • REACH
  • 產品標記
  • 鉛塗層/球物料
  • MSL 等級/回焊峰值
  • MTBF/FIT 估算值
  • 材料內容
  • 認證摘要
  • 進行中持續性的可靠性監測
內含資訊:
  • 晶圓廠位置
  • 組裝地點

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

內容係由 TI 和社群貢獻者依「現狀」提供,且不構成 TI 規範。檢視使用條款

若有關於品質、封裝或訂購 TI 產品的問題,請參閱 TI 支援。​​​​​​​​​​​​​​

影片