REF50E
- Low temperature drift (maximum):
- Enhanced-grade (new): 2.5ppm/°C
- High-grade: 3ppm/°C
- Standard-grade: 8ppm/°C
- High accuracy (maximum):
- Enhanced-grade: 0.025%
- High-grade: 0.05%
- Standard-grade: 0.1%
- Low noise:
- Enhanced-grade: 0.5µVPP/V
- High/standard-grade: 3µVPP/V
- Excellent long-term stability:
- 22ppm after first 1000 hours (SOIC-8)
- 50ppm after first 1000 hours (VSSOP-8)
- Wide input voltage support:
- Enhanced-grade: 42V
- High/standard-grade: 18V
- High-output current: ±10mA
- Temperature range: -40°C to 125°C
The REF50xx is a family of low-noise, low-drift, very high precision voltage references. The references are capable of both sinking and sourcing current, and have excellent line and load regulation.
Achieve excellent temperature drift (2.5ppm/°C) and high accuracy (0.025%) using proprietary design techniques. These features, combined with very low flicker noise (0.5µVPP/V), make the REF50xx family an excellent choice for use in high-precision data acquisition systems. REF50 family is available in enhanced grade (REF50xxEI), high grade (REF50xxI), and standard grade (REF50xxAI). The reference voltages are offered in 8-pin SOIC and VSSOP packages and are specified from –40°C to 125°C.
For detailed comparison across various grades, refer to .
技術文件
設計與開發
如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。
PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具
PSpice for TI 設計和模擬環境可讓您使用其內建函式庫來模擬複雜的混合訊號設計。在進行佈局和製造之前,建立完整的終端設備設計和解決方案原型,進而縮短上市時間並降低開發成本。
在 PSpice for TI 設計與模擬工具中,您可以搜尋 TI (...)
ADC-DAC-TO-VREF-SELECT-DESIGN-TOOL — The ADC-TO-VREF-SELECT tool enables the pairing of TI ADCs, DACs, and series voltage references.
TIDA-010086 — 數位控制成本最佳化的 10 A 電池化成與測試參考設計
此參考設計為多通道電池化成與測試應用提供符合成本效益的設計。此設計使用 C2000™ 即時微控制器 (MCU) 與 16 通道同時取樣精密 ADC,可進行垂直擴展擴充以支援 8 通道電池芯測試。此設計運用 HRPWM 模組進行精確的工作週期控制,以達到精密數位類比轉換器的性能,進而節省超過 30% 的物料清單成本。MCU 整合 2p2z 控制,可用於恆定電流 (CC) 及恆定電壓 (CV) 控制運作。多通道 ADC 可將軟體中電流和電壓迴路的靈活性最佳化。此設計允許以單一方式進行多種電流與電壓位準輸出。
| 封裝 | 針腳 | CAD 符號、佔位空間與 3D 模型 |
|---|---|---|
| SOIC (D) | 8 | Ultra Librarian |