THS6214

現行

高速雙埠差動 DSL 線路驅動器放大器

產品詳細資料

Number of channels 2 Architecture DSL Line Driver Total supply voltage (+5 V = 5, ±5 V = 10) (min) (V) 10 Total supply voltage (+5 V = 5, ±5 V = 10) (max) (V) 28 BW at Acl (MHz) 160 Acl, min spec gain (V/V) 1 Vn at flatband (typ) (nV√Hz) 2.7 Vn at 1 kHz (typ) (nV√Hz) 8.5 Iq per channel (typ) (mA) 21 Vos (offset voltage at 25°C) (max) (mV) 50 Rail-to-rail No Features Adjustable BW/IQ/IOUT, Shutdown Rating Catalog Operating temperature range (°C) -40 to 85 CMRR (typ) (dB) 65 Input bias current (max) (pA) 3500000 Offset drift (typ) (µV/°C) 155 GBW (typ) (MHz) 160 Iout (typ) (mA) 416 2nd harmonic (dBc) 100 3rd harmonic (dBc) 89 Frequency of harmonic distortion measurement (MHz) 1
Number of channels 2 Architecture DSL Line Driver Total supply voltage (+5 V = 5, ±5 V = 10) (min) (V) 10 Total supply voltage (+5 V = 5, ±5 V = 10) (max) (V) 28 BW at Acl (MHz) 160 Acl, min spec gain (V/V) 1 Vn at flatband (typ) (nV√Hz) 2.7 Vn at 1 kHz (typ) (nV√Hz) 8.5 Iq per channel (typ) (mA) 21 Vos (offset voltage at 25°C) (max) (mV) 50 Rail-to-rail No Features Adjustable BW/IQ/IOUT, Shutdown Rating Catalog Operating temperature range (°C) -40 to 85 CMRR (typ) (dB) 65 Input bias current (max) (pA) 3500000 Offset drift (typ) (µV/°C) 155 GBW (typ) (MHz) 160 Iout (typ) (mA) 416 2nd harmonic (dBc) 100 3rd harmonic (dBc) 89 Frequency of harmonic distortion measurement (MHz) 1
HTSSOP (PWP) 24 49.92 mm² 7.8 x 6.4 VQFN (RHF) 24 20 mm² 5 x 4
  • Low Power Consumption:
    • Full Bias Mode: 21 mA per Port
    • Mid Bias Mode: 16.2 mA per Port
    • Low Bias Mode: 11.2 mA per Port
    • Low-Power Shutdown Mode
    • IADJ Pin for Variable Bias
  • Low Noise:
    • Voltage Noise: 2.7 nV/√Hz
    • Inverting Current Noise: 17 pA/√Hz
    • Noninverting Current Noise: 1.2 pA/√Hz
  • Low MTPR Distortion:
    • 70 dB with 20.5 dBm G.993.2—Profile 8b
  • –93 dBc HD3 (1 MHz, 100-Ω Differential)
  • High Output Current: > 416 mA (25-Ω Load)
  • Wide Output Swing: 43.2 VPP (±12 V, 100-Ω Differential Load)
  • Wide Bandwidth: 150 MHz (GDIFF = 10 V/V)
  • PSRR: 50 dB at 1 MHz for Good Isolation
  • Wide Power-Supply Range: 10 V to 28 V
  • Low Power Consumption:
    • Full Bias Mode: 21 mA per Port
    • Mid Bias Mode: 16.2 mA per Port
    • Low Bias Mode: 11.2 mA per Port
    • Low-Power Shutdown Mode
    • IADJ Pin for Variable Bias
  • Low Noise:
    • Voltage Noise: 2.7 nV/√Hz
    • Inverting Current Noise: 17 pA/√Hz
    • Noninverting Current Noise: 1.2 pA/√Hz
  • Low MTPR Distortion:
    • 70 dB with 20.5 dBm G.993.2—Profile 8b
  • –93 dBc HD3 (1 MHz, 100-Ω Differential)
  • High Output Current: > 416 mA (25-Ω Load)
  • Wide Output Swing: 43.2 VPP (±12 V, 100-Ω Differential Load)
  • Wide Bandwidth: 150 MHz (GDIFF = 10 V/V)
  • PSRR: 50 dB at 1 MHz for Good Isolation
  • Wide Power-Supply Range: 10 V to 28 V

The THS6214 is a dual-port, current-feedback architecture, differential line driver amplifier system ideal for xDSL systems. The device is targeted for use in very-high-bit-rate digital subscriber line 2 (VDSL2) line driver systems that enable greater than 14.5-dBm line power, supporting the G.993.2 VDSL2 17a profile. The device is also fast enough to support central-office transmissions of 14.5-dBm line power up to 30 MHz. The device is also targeted for use as a broadband or wideband power line communications (PLC) amplifier for line driver applications.

The unique architecture of the THS6214 uses minimal quiescent current and still achieves very high linearity. Differential distortion, under full bias conditions, is –93 dBc at 1 MHz and reduces to only –73 dBc at 10 MHz. Fixed multiple bias settings of the amplifiers allow for enhanced power savings for line lengths where the full performance of the amplifier is not required. To allow for even more flexibility and power savings, an adjustable current pin (IADJ) is available to further lower the bias currents.

The wide output swing of 43.2 VPP (100-Ω differential load) with ±12-V power supplies, coupled with over 416-mA current drive (25-Ω load), allows for wide dynamic headroom, keeping distortion minimal.

The THS6214 is available in a VQFN-24 or a HTSSOP-24 PowerPAD™ package.

The THS6214 is a dual-port, current-feedback architecture, differential line driver amplifier system ideal for xDSL systems. The device is targeted for use in very-high-bit-rate digital subscriber line 2 (VDSL2) line driver systems that enable greater than 14.5-dBm line power, supporting the G.993.2 VDSL2 17a profile. The device is also fast enough to support central-office transmissions of 14.5-dBm line power up to 30 MHz. The device is also targeted for use as a broadband or wideband power line communications (PLC) amplifier for line driver applications.

The unique architecture of the THS6214 uses minimal quiescent current and still achieves very high linearity. Differential distortion, under full bias conditions, is –93 dBc at 1 MHz and reduces to only –73 dBc at 10 MHz. Fixed multiple bias settings of the amplifiers allow for enhanced power savings for line lengths where the full performance of the amplifier is not required. To allow for even more flexibility and power savings, an adjustable current pin (IADJ) is available to further lower the bias currents.

The wide output swing of 43.2 VPP (100-Ω differential load) with ±12-V power supplies, coupled with over 416-mA current drive (25-Ω load), allows for wide dynamic headroom, keeping distortion minimal.

The THS6214 is available in a VQFN-24 or a HTSSOP-24 PowerPAD™ package.

下載 觀看有字幕稿的影片 影片

您可能會感興趣的類似產品

open-in-new 比較替代產品
功能相似於所比較的產品
THS6222 現行 具有共模緩衝器的差動寬頻 PLC 和 HPLC 線路驅動器 Single port line driver for power line communication and DSL applications

技術文件

star =TI 所選的此產品重要文件
找不到結果。請清除您的搜尋條件,然後再試一次。
檢視所有 3
類型 標題 日期
* Data sheet THS6214 Dual-Port, Differential, VDSL2 Line Driver Amplifiers datasheet (Rev. A) PDF | HTML 2017年 3月 24日
E-book The Signal e-book: A compendium of blog posts on op amp design topics 2017年 3月 28日
Application note Noise Analysis for High Speed Op Amps (Rev. A) 2005年 1月 17日

設計與開發

如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。

模擬工具

PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
模擬工具

TINA-TI — 基於 SPICE 的類比模擬程式

TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)
使用指南: PDF
封裝 引腳 下載
HTSSOP (PWP) 24 檢視選項
VQFN (RHF) 24 檢視選項

訂購與品質

內含資訊:
  • RoHS
  • REACH
  • 產品標記
  • 鉛塗層/球物料
  • MSL 等級/回焊峰值
  • MTBF/FIT 估算值
  • 材料內容
  • 資格摘要
  • 進行中可靠性監測
內含資訊:
  • 晶圓廠位置
  • 組裝地點

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

內容係由 TI 和社群貢獻者依「現狀」提供,且不構成 TI 規範。檢視使用條款

若有關於品質、封裝或訂購 TI 產品的問題,請參閱 TI 支援。​​​​​​​​​​​​​​

影片