TPS537G4S
- Input voltage range: 4.5V to 17V
- Output voltage range: 0.25V to 5.5V
- PWMVID, AVSBus 1.4 and PMBus Interfaces
- Nvidia OVR16 spec compliant
- Dual output with 16 phases, flexible phase order assignment, and up to 4x native phase stacking
- Enhanced dual-edge D-CAP+ (DDCAP+) control loop to provide best-in-class transient performance with excellent dynamic current sharing
- Native trans-inductor voltage regulator (TLVR) topology support including open detect
- Optional PMBus secure device security Level 2 support from supply-chain to end-of-life protection
- Telemetry options with peak detection, time above programmable thresholds, and NVM storage
- Pin-selectable NVM configurations and PMBus address for reduced programming spins
- Individual phase current calibration and reporting
- PSI pin support for quick power state changes
- Fast phase-adding for undershoot reduction
- Fully compatible with TI power stages and power modules for high-density power delivery
- Patented AutoBalance™ phase current balancing
- Accurate, adjustable voltage positioning
- Selectable per-phase current limit
- Selectable current limit on total average current
- Analog IMON voltage output with programmable gain and offset options
- Frequency spread spectrum support
- Operating temperature from -40°C to 125°C
The TPS537G4S family of step-down controllers are high-performance, dual output multiphase controllers. with 16 phases. The controller has a high degree of programmability with support for up to eight separate pin-selectable configurations. Advanced control features such as dual-edge D-CAP+™ (DDCAP+) architecture with native TLVR support and full PID loop provide fast transient response and good current sharing minimizes output capacitance requirements and saves system cost. Controllers are fully compatible with relevant TI smart power stages. The device also provides optional phase shedding for efficiency improvements at different loads. All programmable parameters can be reported and configured by the PMBus interface and can be stored in NVM as the new default values to minimize the external component count.
技術文件
| 重要文件 | 類型 | 標題 | 格式選項 | 日期 |
|---|---|---|---|---|
| * | Data sheet | TPS537G4S Dual-Channel DDCAP+, Step-Down, Multiphase Controller with PWMVID, AVSBus 1.4, and PMBus Interfaces datasheet | PDF | HTML | 2026年 3月 11日 |
設計與開發
如需其他條款或必要資源，請按一下下方的任何標題以檢視詳細頁面 (如有)。
| 封裝 | 針腳 | CAD 符號、佔位空間與 3D 模型 |
|---|---|---|
| FCLGA (ZLF) | 56 | Ultra Librarian |
訂購與品質
- RoHS
- REACH
- 產品標記
- 鉛塗層/球物料
- MSL 等級/回焊峰值
- MTBF/FIT 估算值
- 材料內容
- 認證摘要
- 進行中的可靠性監測
- 晶圓廠位置
- 組裝地點
建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。