TRF372017
- Fully Integrated PLL/VCO and IQ Modulator
- LO Frequency from 300 MHz to 4.8 GHz
- 76-dBc Single-Carrier WCDMA ACPR at –8-dBm
Channel Power - OIP3 of 26 dBm
- P1dB of 11.5 dBm
- Integer/Fractional PLL
- Phase Noise –132 dBc/Hz
(at 1 MHz, fVCO of 2.3 GHz) - Low Noise Floor: –160 dBm/Hz
- Input Reference Frequency Range: Up to
160 MHz - VCO Frequency Divided by 1-2-4-8 Output
- APPLICATIONS
- Wireless Infrastructure
- CDMA: IS95, UMTS, CDMA2000,
TD-SCDMA - TDMA: GSM, IS-136, EDGE/UWC-136
- LTE
- CDMA: IS95, UMTS, CDMA2000,
- Wireless Local Loop
- Point-to-Point Wireless Access
- Wireless MAN Wideband Transceivers
- Wireless Infrastructure
All other trademarks are the property of their respective owners
TRF372017 is a high-performance, direct up-conversion device, integrating a high-linearity, low-noise IQ modulator and an integer-fractional PLL/VCO. The VCO uses integrated frequency dividers to achieve a wide, continuous tuning range of 300 MHz to 4800 MHz. The LO is available as an output with independent frequency dividers. The device also accepts input from an external LO or VCO. The modulator baseband inputs can be biased either internally or externally. Internal DC offset adjustment enables carrier cancellation. The device is controlled through a 3-wire serial programming interface (SPI). A control pin invokes power-save mode to reduce power consumption while keeping the VCO locked for fast start-up.
技術文件
| 類型 | 標題 | 日期 | ||
|---|---|---|---|---|
| * | Data sheet | TRF372017 Datasheet datasheet (Rev. E) | 2016年 1月 11日 | |
| Technical article | Can a clock generator act as a jitter cleaner? | PDF | HTML | 2017年 3月 23日 | |
| Technical article | Don’t let bad reference signals destroy the phase noise in your PLL/synthesizer | PDF | HTML | 2017年 1月 10日 | |
| Technical article | What to do when your PLL does not lock | PDF | HTML | 2016年 7月 12日 | |
| Technical article | Issues with jitter, phase noise, lock time or spurs? Check the loop-filter bandwid | PDF | HTML | 2016年 6月 6日 | |
| Application note | Characterization Report for FMC30RF | 2014年 9月 18日 | ||
| Design guide | Analog Interfacing Networks for DAC348x and Modulators (TIDA-00077) (Rev. A) | 2013年 8月 14日 | ||
| Application note | Supply Noise Effect on Oscillator Phase Noise | 2011年 11月 22日 | ||
| User guide | TSW3725 Evaluation Module | 2011年 10月 25日 | ||
| Application note | TRF372017 Noise Analysis (Rev. A) | 2011年 10月 7日 | ||
| Application note | LO Harmonic Effect of I/Q Modulator Sideband Suppression | 2010年 5月 10日 | ||
| Application note | Fractional/Integer-N PLL Basics | 1998年 5月 13日 |
設計與開發
如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。
DAC3283EVM — DAC3283 雙通道、16 位元、800-MSPS、1x-4x 內插數位轉類比評估模組
The DAC3283EVM is a circuit board that allows designers to evaluate the performance of Texas Instruments' dual-channel 16-bit 800 MSPS DAC3283 digital-to-analog converter (DAC) with 8-byte wide DDR LVDS data input, integrated 2x/4x interpolation filters and exceptional linearity at high IFs. The (...)
TRF372017EVM — TRF372017 評估模組
ABACO-3P-FMC30RFFPGA — Abaco Systems® FMC30RF FPGA 夾層介面卡
SLWC095 — TRF372017EVM Design Files
支援產品和硬體
產品
IQ 調變器
硬體開發
開發板
TIDA-00068 — 具有 DPD 回饋路徑的基地台收發器
| 封裝 | 針腳 | CAD 符號、佔位空間與 3D 模型 |
|---|---|---|
| VQFN (RGZ) | 48 | Ultra Librarian |
訂購與品質
- RoHS
- REACH
- 產品標記
- 鉛塗層/球物料
- MSL 等級/回焊峰值
- MTBF/FIT 估算值
- 材料內容
- 認證摘要
- 進行中持續性的可靠性監測
- 晶圓廠位置
- 組裝地點
建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。