text.skipToContent text.skipToNavigation

SN74SSTV16859RGQ8

13-Bit to 26-Bit Registered Buffer with SSTL_2 Inputs and Outputs

Same as: 74SSTV16859RGQ8G3   This part number is identical to the part number listed above. You can only order quantities of the part number listed above.

NEW - Custom reel may be available
Inventory: 6,000  
 

Quality information

RoHS
REACH
Lead finish / Ball material
MSL rating / Peak reflow
Quality, reliability
& packaging information

Information included:

  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring
View or download

Packaging information

Package | Pins Package qty | Carrier: Operating temperature range (℃)
VQFNP (RGQ) | 56 2,000 | LARGE T&R
Custom reel may be available
0 to 70
Package | Pins VQFNP (RGQ) | 56
Package qty | Carrier: 2,000 | LARGE T&R
Custom reel may be available
Operating temperature range (℃) 0 to 70
View TI packaging information

Features for the SN74SSTV16859

  • Member of the Texas Instruments Widebus™ Family
  • 1-to-2 Outputs to Support Stacked DDR DIMMs
  • Supports SSTL_2 Data Inputs
  • Outputs Meet SSTL_2 Class II Specifications
  • Differential Clock (CLK and CLK\) Inputs
  • Supports LVCMOS Switching Levels on the RESET\ Input
  • RESET\ Input Disables Differential Input Receivers, Resets All Registers, and Forces All Outputs Low
  • Pinout Optimizes DIMM PCB Layout
  • Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
  • ESD Protection Exceeds JESD 22
    • 2000-V Human-Body Model (A114-A)
    • 200-V Machine Model (A115-A)

Widebus is a trademark of Texas Instruments.

Description for the SN74SSTV16859

This 13-bit to 26-bit registered buffer is designed for 2.3-V to 2.7-V VCC operation.

All inputs are SSTL_2, except the LVCMOS reset (RESET)\ input. All outputs are SSTL_2, Class II compatible.

The SN74SSTV16859 operates from a differential clock (CLK and CLK\). Data are registered at the crossing of CLK going high and CLK\ going low.

The device supports low-power standby operation. When RESET\ is low, the differential input receivers are disabled, and undriven (floating) data, clock, and reference voltage (VREF) inputs are allowed. In addition, when RESET\ is low, all registers are reset and all outputs are forced low. The LVCMOS RESET\ input always must be held at a valid logic high or low level.

To ensure defined outputs from the register before a stable clock has been supplied, RESET\ must be held in the low state during power up.

Pricing


Qty Price (USD)
1-99 5.327
100-249 4.343
250-999 3.413
1,000+ 2.895