Home Interface Other interfaces
Home
Interface
Other interfaces

SCANSTA111

ACTIVE

Enhanced scan bridge multidrop addressable IEEE 1149.1 (JTAG) port

Order now
Data sheet

SCANSTA111

ACTIVE
Data sheet Order now

Product details

Protocols Catalog Rating Catalog Operating temperature range (°C) -40 to 85
Protocols Catalog Rating Catalog Operating temperature range (°C) -40 to 85
NFBGA (NZA) 49 49 mm² 7 x 7 TSSOP (DGG) 48 101.25 mm² 12.5 x 8.1
  • True IEEE 1149.1 Hierarchical and Multidrop Addressable Capability
  • The 7 Slot Inputs Support Up to 121 Unique Addresses, an Interrogation Address, Broadcast Address, and 4 Multi-Cast Group Addresses (Address 000000 is Reserved)
  • 3 IEEE 1149.1-Compatible Configurable Local Scan Ports
  • Mode Register0 Allows Local TAPs to be Bypassed, Selected for Insertion Into the Scan Chain Individually, or Serially in Groups of Two or Three
  • Transparent Mode can be Enabled with a Single Instruction to Conveniently Buffer the Backplane IEEE 1149.1 Pins to those on a Single Local Scan Port
  • LSP ACTIVE Outputs Provide Local Port Enable Signals for Analog Busses Supporting IEEE 1149.4.
  • General Purpose Local Port Pass-Through Bits are Useful for Delivering Write Pulses for FPGA Programming or Monitoring Device Status.
  • Known Power-Up State
  • TRST on All Local Scan Ports
  • 32-Bit TCK Counter
  • 16-Bit LFSR Signature Compactor
  • Local TAPs can become TRI-STATE via the OE Input to Allow an Alternate Test Master to Take Control of the Local TAPs (LSP0-2 Have a TRI-STATE Notification Output)
  • 3.0-3.6V VCC Supply Operation
  • Power-Off High Impedance Inputs and Outputs
  • Supports Live Insertion/Withdrawal

All trademarks are the property of their respective owners.

  • True IEEE 1149.1 Hierarchical and Multidrop Addressable Capability
  • The 7 Slot Inputs Support Up to 121 Unique Addresses, an Interrogation Address, Broadcast Address, and 4 Multi-Cast Group Addresses (Address 000000 is Reserved)
  • 3 IEEE 1149.1-Compatible Configurable Local Scan Ports
  • Mode Register0 Allows Local TAPs to be Bypassed, Selected for Insertion Into the Scan Chain Individually, or Serially in Groups of Two or Three
  • Transparent Mode can be Enabled with a Single Instruction to Conveniently Buffer the Backplane IEEE 1149.1 Pins to those on a Single Local Scan Port
  • LSP ACTIVE Outputs Provide Local Port Enable Signals for Analog Busses Supporting IEEE 1149.4.
  • General Purpose Local Port Pass-Through Bits are Useful for Delivering Write Pulses for FPGA Programming or Monitoring Device Status.
  • Known Power-Up State
  • TRST on All Local Scan Ports
  • 32-Bit TCK Counter
  • 16-Bit LFSR Signature Compactor
  • Local TAPs can become TRI-STATE via the OE Input to Allow an Alternate Test Master to Take Control of the Local TAPs (LSP0-2 Have a TRI-STATE Notification Output)
  • 3.0-3.6V VCC Supply Operation
  • Power-Off High Impedance Inputs and Outputs
  • Supports Live Insertion/Withdrawal

All trademarks are the property of their respective owners.

The SCANSTA111 extends the IEEE Std. 1149.1 test bus into a multidrop test bus environment. The advantage of a multidrop approach over a single serial scan chain is improved test throughput and the ability to remove a board from the system and retain test access to the remaining modules. Each SCANSTA111 supports up to 3 local IEEE 1149.1 scan rings which can be accessed individually or combined serially. Addressing is accomplished by loading the instruction register with a value matching that of the Slot inputs. Backplane and inter-board testing can easily be accomplished by parking the local TAP Controllers in one of the stable TAP Controller states via a Park instruction. The 32-bit TCK counter enables built in self test operations to be performed on one port while other scan chains are simultaneously tested.

The SCANSTA111 extends the IEEE Std. 1149.1 test bus into a multidrop test bus environment. The advantage of a multidrop approach over a single serial scan chain is improved test throughput and the ability to remove a board from the system and retain test access to the remaining modules. Each SCANSTA111 supports up to 3 local IEEE 1149.1 scan rings which can be accessed individually or combined serially. Addressing is accomplished by loading the instruction register with a value matching that of the Slot inputs. Backplane and inter-board testing can easily be accomplished by parking the local TAP Controllers in one of the stable TAP Controller states via a Park instruction. The 32-bit TCK counter enables built in self test operations to be performed on one port while other scan chains are simultaneously tested.
filter Find other Other interfaces
Download View video with transcript Video

Technical documentation

star =Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 7
Type Title Date
* Data sheet SCANSTA111 Enhanced SCAN Bridge Multidrop Addressable IEEE 1149.1 (JTAG) Port datasheet (Rev. K) 12 Apr 2013
Application note AN-1259 SCANSTA112 Designer's Reference (Rev. H) 26 Apr 2013
Application note AN-1312 SCANSTA111/SCANSTA112 Scan Bridge Timing (Rev. B) 26 Apr 2013
Application note Simplified Program of Xilinx Devices Using a SCANSTA111/112 JTAG Scan Chain Mux (Rev. C) 26 Apr 2013
Application note Simplified Programming of Altera FPGAs Using CSANSTA111/112 JTAG Scan Chain Mux (Rev. D) 26 Apr 2013
Application note JTAG Advanced Capabilities and System Design 19 Mar 2009
Application note Partition IEEE 1149.1 SCAN Chains for Manageability! 06 Mar 2003

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Support software

EVF-WORKBENCH-CONVERTER-SW — EVF Workbench - Converts JTAG SVF to National’s EVF2 SCAN Format

Graphical User Interface tool for conversion of SVF files to Texas Instrument’s EVF2 embedded file format. Zip file includes readme file, license file, and setup program (1.6MB)
Supported products & hardware

Supported products & hardware

Products
Other interfaces
  • SCANSTA101 — Low voltage IEEE 1149.1 system test access (STA) master
  • SCANSTA111 — Enhanced scan bridge multidrop addressable IEEE 1149.1 (JTAG) port
  • SCANSTA112 — 7-port multidrop IEEE 1149.1 (JTAG) multiplexer
Download
Simulation model

SCANSTA111 BSDL File

SNLM194.ZIP (1 KB) - BSDL Model
Download
Simulation tool

PSPICE-FOR-TI — PSpice® for TI design and simulation tool

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
Request
Simulation tool

TINA-TI — SPICE-based analog simulation program

TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)
User guide: PDF
View Options
Package Pins CAD symbols, footprints & 3D models
NFBGA (NZA) 49 Ultra Librarian
TSSOP (DGG) 48 Ultra Librarian
TI's Standard Terms and Conditions for Evaluation Items apply.

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring
Information included:
  • Fab location
  • Assembly location

Recommended products may have parameters, evaluation modules or reference designs related to this TI product.

Support & training

TI E2E™ forums with technical support from TI engineers

View all forum topics

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos