SN74ALS569A Synchronous 4-Bit Up/Down Binary Counters With 3-State Outputs |

This product has been released to the market and is available for purchase. For some products, newer alternatives may be available.
Synchronous 4-Bit Up/Down Binary Counters With 3-State Outputs



The SN74ALS568A decade counter and ´ALS569A binary counters are programmable, count up or down, and offer both synchronous and asynchronous clearing. All synchronous functions are executed on the positive-going edge of the clock (CLK) input.

The clear function is initiated by applying a low level to either asynchronous clear (ACLR\) or synchronous clear (SCLR\). Asynchronous (direct) clearing overrides all other functions of the device, while synchronous clearing overrides only the other synchronous functions. Data is loaded from the A, B, C, and D inputs by holding load () low during a positive-going clock transition. The counting function is enabled only when enable P (ENP\) and enable T (ENT\) are low and ACLR\, SCLR\, and are high. The up/down (U/D\) input controls the direction of the count. These counters count up when U/D\ is high and count down when U/D\ is low.

A high level at the output-enable () input forces the Q outputs into the high-impedance state, and a low level enables those outputs. Counting is independent of . ENT\ is fed forward to enable the ripple-carry output (RCO\) to produce a low-level pulse while the count is zero (all Q outputs low) when counting down or maximum (9 or 15) when counting up. The clocked carry output (CCO\) produces a low-level pulse for a duration equal to that of the low level of the clock when is low and the counter is enabled (both ENP\ and ENT\ are low); otherwise, CCO\ is high. CCO\ does not have the glitches commonly associated with a ripple-carry output. Cascading is normally accomplished by connecting or CCO\ of the first counter to ENT\ of the next counter. However, for very high-speed counting, should be used for cascading since CCO\ does not become active until the clock returns to the low level.

The SN54ALS569A is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74ALS568A and SN74ALS569A are characterized for operation from 0°C to 70°C.




  • 3-State Q Outputs Drive Bus Lines Directly
  • Counter Operation Independent of 3-State Output
  • Fully Synchronous Clear, Count, and Load
  • Asynchronous Clear Is Also Provided
  • Fully Cascadable
  • Package Options Include Plastic Small-Outline (DW) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs



Compare all products in Counter/arithmetic/parity function Email Download to Excel
Part number Order Technology Family VCC (Min) (V) VCC (Max) (V) Bits (#) Voltage (Nom) (V) F @ nom voltage (Max) (MHz) ICC @ nom voltage (Max) (mA) tpd @ nom Voltage (Max) (ns) IOL (Max) (mA) IOH (Max) (mA) Function Type Rating Operating temperature range (C) Package Group
SN74ALS569A Order now ALS     4.5     5.5     4     5     75     32     28     24     -2.6     Counter     Binary     Catalog     0 to 70     PDIP | 20
SOIC | 20    
SN54ALS569A Samples not available ALS     4.5     5.5     4     5     75     32     28     24     -2.6     Counter     Binary     Military     -55 to 125     CDIP | 20
LCCC | 20