3.3 V, 100 MHz, 43 V/us, Fully Differential CMOS Amplifier


Product details


Number of channels (#) 1 Total supply voltage (Min) (+5V=5, +/-5V=10) 3 Total supply voltage (Max) (+5V=5, +/-5V=10) 3.5 BW @ Acl (MHz) 100 Acl, min spec gain (V/V) 1 Slew rate (Typ) (V/us) 55 Vn at flatband (Typ) (nV/rtHz) 5.4 Iq per channel (Typ) (mA) 11 Rail-to-rail In to V+, Out Vos (offset voltage @ 25 C) (Max) (mV) 8 Operating temperature range (C) -40 to 85, 0 to 70 Output current (Typ) (mA) 25 2nd harmonic (dBc) 79 3rd harmonic (dBc) 93 GBW (Typ) (MHz) 100 Input bias current (Max) (pA) 1.2 @ MHz 1 CMRR (Typ) (dB) 96 open-in-new Find other Fully differential amplifiers

Package | Pins | Size

HVSSOP (DGN) 8 9 mm² 3 x 3 SOIC (D) 8 19 mm² 3.91 x 4.9 VSSOP (DGK) 8 15 mm² 3 x 4.9 open-in-new Find other Fully differential amplifiers


  • High Performance
    • 100 MHz –3 dB Bandwidth
    • 50 V/µs Slew Rate
    • –75 dB Total Harmonic Distortion at 1 MHz (VO = 2 VPP)
    • 5.4 nV/Hz Input-Referred Noise (10 kHz)
  • Differential Input/Differential Output
    • Balanced Outputs Reject Common-Mode Noise
    • Differential Reduced Second Harmonic Distortion
  • Power Supply Range
    • VDD = 3.3 V
    • Simple Single-Ended To Differential Conversion
    • Differential ADC Driver/Differential Antialiasing
    • Differential Transmitter And Receiver
    • Output Level Shifter

PowerPAD is a trademark of Texas Instruments.

open-in-new Find other Fully differential amplifiers


The THS412x is one in a family of fully differential-input, differential-output devices fabricated using Texas Instruments’ state-of-the-art submicron CMOS process.

The THS412x consists of a true fully-differential signal path from input to output. This results in excellent common-mode noise rejection and improved total harmonic distortion.

open-in-new Find other Fully differential amplifiers

Technical documentation

= Top documentation for this product selected by TI
No results found. Please clear your search and try again. View all 10
Type Title Date
* Datasheet THS4120, THS4121: High-Speed Fully Differential-I/O Amplifier datasheet (Rev. D) Oct. 13, 2004
E-book The Signal e-book: A compendium of blog posts on op amp design topics Mar. 28, 2017
Technical articles How to minimize filter loss when you drive an ADC Oct. 20, 2016
Application note Fully-Differential Amplifiers (Rev. E) Sep. 19, 2016
Technical articles Go differential to differentiate your precision design Aug. 11, 2016
Technical articles How to use a fully differential amplifier as a level shifter Jul. 13, 2016
Technical articles What you need to know about internal ESD protection on integrated circuits Dec. 02, 2015
Application note Noise Analysis for High Speed Op Amps (Rev. A) Jan. 17, 2005
Application note High-Voltage Signal Conditioning for Differential ADCs Jun. 14, 2004
User guide THS4121 EVM User's Guide Jul. 11, 2001

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Design tools & simulation

SLOJ158.ZIP (5 KB) - PSpice Model
PSpice® for TI design and simulation tool
PSPICE-FOR-TI — PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
  • Leverages Cadence PSpice Technology
  • Preinstalled library with a suite of digital models to enable worst-case timing analysis
  • Dynamic updates ensure you have access to most current device models
  • Optimized for simulation speed without loss of accuracy
  • Supports simultaneous analysis of multiple products
  • (...)
SPICE-based analog simulation program
TINA-TI TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)

CAD/CAE symbols

Package Pins Download
HVSSOP (DGN) 8 View options
SOIC (D) 8 View options
VSSOP (DGK) 8 View options

Ordering & quality

Information included:
  • RoHS
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​


Related videos