The ADC12DJ5200-SEP device is an
RF-sampling, giga-sample, analog-to-digital converter (ADC) that can directly sample input
frequencies from DC to above 10GHz. ADC12DJ5200-SEP can be configured as a
dual-channel, 5.2GSPS ADC or single-channel, 10.4GSPS ADC. Support of a useable input
frequency range of up to 10GHz enables direct RF sampling of L-band, S-band, C-band, and
X-band for frequency agile systems.
The ADC12DJ5200-SEP uses a high-speed
JESD204C output interface with up to 16 serialized lanes supporting up to 17.16Gbps line
rate. Deterministic latency and multi-device synchronization is supported through JESD204C
subclass-1. The JESD204C interface can be configured to trade-off line rate and number of
lanes. Both 8b/10b and 64b/66b data encoding schemes are supported. 64b/66b encoding
supports forward error correction (FEC) for improved bit error rates. The interface is
backwards compatible with JESD204B receivers.
Innovative synchronization features,
including noiseless aperture delay adjustment and SYSREF windowing, simplify system design
for multichannel applications. Optional digital down converters (DDCs) are available to
provide digital conversion to base-band and to reduce the interface rate. A programmable FIR
filter allows on-chip equalization.
The ADC12DJ5200-SEP device is an
RF-sampling, giga-sample, analog-to-digital converter (ADC) that can directly sample input
frequencies from DC to above 10GHz. ADC12DJ5200-SEP can be configured as a
dual-channel, 5.2GSPS ADC or single-channel, 10.4GSPS ADC. Support of a useable input
frequency range of up to 10GHz enables direct RF sampling of L-band, S-band, C-band, and
X-band for frequency agile systems.
The ADC12DJ5200-SEP uses a high-speed
JESD204C output interface with up to 16 serialized lanes supporting up to 17.16Gbps line
rate. Deterministic latency and multi-device synchronization is supported through JESD204C
subclass-1. The JESD204C interface can be configured to trade-off line rate and number of
lanes. Both 8b/10b and 64b/66b data encoding schemes are supported. 64b/66b encoding
supports forward error correction (FEC) for improved bit error rates. The interface is
backwards compatible with JESD204B receivers.
Innovative synchronization features,
including noiseless aperture delay adjustment and SYSREF windowing, simplify system design
for multichannel applications. Optional digital down converters (DDCs) are available to
provide digital conversion to base-band and to reduce the interface rate. A programmable FIR
filter allows on-chip equalization.