TDA4VP-Q1

ACTIVO

SoC con Octal Arm® Cortex®-A72, 24 TOPS de IA, C7xDSP y GPU para percepción visual y análisis.

Detalles del producto

CPU 8 Arm Cortex-A72 Frequency (MHz) 2000 Coprocessors 8 Arm Cortex-R5F Graphics acceleration 1 3D Display type 1 EDP, 2 DSI, MIPI DPI Protocols Ethernet, TSN PCIe 2 PCIe Gen 3 Hardware accelerators Deep learning accelerator, Depth and motion processing accelerator, Video decode accelerator, Video encode accelerator, Vision processing accelerator Features Vision Analytics Operating system FreeRTOS, INTEGRITY, Linux, QNX, SafeRTOS, VxWorks, u-velOSity Security Cryptographic acceleration, Device attestation & anti-counterfeit, Hardware-enforced isolation, Secure boot, Secure debug, Secure storage Rating Automotive Power supply solution TPS6594-Q1 Operating temperature range (°C) -40 to 125
CPU 8 Arm Cortex-A72 Frequency (MHz) 2000 Coprocessors 8 Arm Cortex-R5F Graphics acceleration 1 3D Display type 1 EDP, 2 DSI, MIPI DPI Protocols Ethernet, TSN PCIe 2 PCIe Gen 3 Hardware accelerators Deep learning accelerator, Depth and motion processing accelerator, Video decode accelerator, Video encode accelerator, Vision processing accelerator Features Vision Analytics Operating system FreeRTOS, INTEGRITY, Linux, QNX, SafeRTOS, VxWorks, u-velOSity Security Cryptographic acceleration, Device attestation & anti-counterfeit, Hardware-enforced isolation, Secure boot, Secure debug, Secure storage Rating Automotive Power supply solution TPS6594-Q1 Operating temperature range (°C) -40 to 125
FCBGA (ALY) 1414 961 mm² 31 x 31

Processor cores:

  • Up to Four C7x floating point, vector DSP, up to 1.0GHz, 320GFLOPS, 1024GOPS
  • Up to Four Deep-learning matrix multiply accelerator (MMAv2), up to 32TOPS (8b) at 1.0GHz
  • Two Vision Processing Accelerators (VPAC) with Image Signal Processor (ISP) and multiple vision assist accelerators
  • Depth and Motion Processing Accelerators (DMPAC)
  • Eight Arm Cortex-A72 microprocessor subsystem at up to 2.0GHz
    • 2MB shared L2 cache per quad-core Cortex-A72 cluster
    • 32KB L1 DCache and 48KB L1 ICache per Cortex-A72 core
  • Eight Arm Cortex-R5F MCUs at up to 1.0GHz
    • 32K I-Cache, 32K D-Cache, 64K L2 TCM
    • Two Arm Cortex-R5F MCUs in isolated MCU subsystem
    • Six Arm Cortex-R5F MCUs in general compute partition
  • GPU IMG BXS-4-64, 256kB Cache, up to 800MHz, 50GFLOPS, 4GTexels/s
  • Custom-designed interconnect fabric supporting near max processing entitlement

    Memory subsystem:

  • Up to 8MB of on-chip L3 RAM with ECC and coherency
    • ECC error protection
    • Shared coherent cache
    • Supports internal DMA engine
  • Up to Four External Memory Interface (EMIF) module with ECC
    • Supports LPDDR4 memory types
    • Supports speeds up to 4266MT/s
    • Up to 4x32-b bus with inline ECC up to 68GB/s
  • General-Purpose Memory Controller (GPMC)
  • 3x512KB on-chip SRAM in MAIN domain, protected by ECC

    Functional Safety:

  • Functional Safety-Compliant (on select part numbers)
    • Developed for functional safety applications
    • Documentation available to aid ISO 26262/IEC 61508 functional safety system design up to ASIL D/SIL 3
    • Systematic capability up to ASIL D/SC 3
    • Hardware integrity up to ASIL D/SIL 3 for MCU Domain
    • Hardware integrity up to ASIL B/SIL 2 for Main Domain
    • Hardware integrity up to ASIL D/SIL 3 for Extended MCU (EMCU) portion of the Main Domain
  • Safety-related certification
  • AEC-Q100 qualified on part number variants ending in Q1

    Device security (on select part numbers):

  • Secure boot with secure run-time support
  • Customer programmable root key, up to RSA-4K or ECC-512
  • Embedded hardware security module
  • Crypto hardware accelerators – PKA with ECC, AES, SHA, RNG, DES and 3DES

    High speed serial interfaces:

  • Integrated Ethernet switch supporting up to 8 (TDA4xH) or 4 (TDA4xP) external ports
    • Two ports support 5Gb, 10Gb USXGMII/XFI
    • All ports support 1Gb, 2.5Gb SGMII
    • All ports can support QSGMII. A maximum of 2 (TDA4xH) or 1 (TDA4xP) QSGMII can be enabled and uses all 8 or 4 internal lanes
  • Up to 4x2-L/2x4L (TDA4xH) or 2x2L/1x4L (TDA4xP) PCI-Express (PCIe) Gen3 controllers
    • Gen1 (2.5GT/s), Gen2 (5.0GT/s), and Gen3 (8.0GT/s) operation with auto-negotiation
  • One USB 3.0 dual-role device (DRD) subsystem
    • Enhanced SuperSpeed Gen1 Port
    • Supports Type-C switching
    • Independently configurable as USB host, USB peripheral, or USB DRD
  • Three CSI2.0 4L Camera Serial interface RX (CSI-RX) plus two CSI2.0 4L TX (CSI-TX) with DPHY
    • MIPI CSI 1.3 Compliant + MIPI-DPHY 1.2
    • CSI-RX supports for 1,2,3, or 4 data lane mode up to 2.5Gbps per lane
    • CSI-TX supports for 1,2, or 4 data lane mode up to 2.5Gbps per lane
    • ECC verification/correction with CRC check + ECC on RAM
    • Virtual Channel support (up to 16)
    • Ability to write stream data directly to DDR via DMA

    Ethernet:

  • Two RGMII/RMII interfaces

    Automotive interfaces:

  • Twenty Modular Controller Area Network (MCAN) modules with full CAN-FD support

    Display subsystem:

  • Two DSI 4L TX (up to 2.5k)
  • One eDP/DP interface with Multi-Display Support (MST)
  • One DPI

    Audio interfaces:

  • Five Multichannel Audio Serial Port (MCASP) modules

    Video acceleration:

  • H.264/H.265 Encode/Decode, up to 960MP/s (TDA4xH) or 480MP/s (TDA4xP)

    Flash memory interfaces:

  • Embedded MultiMediaCard Interface ( eMMC™ 5.1)
  • One Secure Digital 3.0 / Secure Digital Input Output 3.0 interfaces (SD3.0/SDIO3.0
  • Universal Flash Storage (UFS 2.1) interface with two lanes
  • Two independent flash interfaces configured as
    • One OSPI or HyperBus™ or QSPI flash interfaces, and
    • One QSPI flash interface

    System-on-Chip (SoC) architecture:

  • 16-nm FinFET technology
  • 31mm × 31mm, 0.8-mm pitch, 1414-pin FCBGA (ALY), enables IPC class 3 PCB routing

    TPS6594-Q1 Companion Power Management ICs (PMIC):

  • Functional Safety-Compliant support up to ASIL D/SIL 3
  • Flexible mapping to support different use cases

Processor cores:

  • Up to Four C7x floating point, vector DSP, up to 1.0GHz, 320GFLOPS, 1024GOPS
  • Up to Four Deep-learning matrix multiply accelerator (MMAv2), up to 32TOPS (8b) at 1.0GHz
  • Two Vision Processing Accelerators (VPAC) with Image Signal Processor (ISP) and multiple vision assist accelerators
  • Depth and Motion Processing Accelerators (DMPAC)
  • Eight Arm Cortex-A72 microprocessor subsystem at up to 2.0GHz
    • 2MB shared L2 cache per quad-core Cortex-A72 cluster
    • 32KB L1 DCache and 48KB L1 ICache per Cortex-A72 core
  • Eight Arm Cortex-R5F MCUs at up to 1.0GHz
    • 32K I-Cache, 32K D-Cache, 64K L2 TCM
    • Two Arm Cortex-R5F MCUs in isolated MCU subsystem
    • Six Arm Cortex-R5F MCUs in general compute partition
  • GPU IMG BXS-4-64, 256kB Cache, up to 800MHz, 50GFLOPS, 4GTexels/s
  • Custom-designed interconnect fabric supporting near max processing entitlement

    Memory subsystem:

  • Up to 8MB of on-chip L3 RAM with ECC and coherency
    • ECC error protection
    • Shared coherent cache
    • Supports internal DMA engine
  • Up to Four External Memory Interface (EMIF) module with ECC
    • Supports LPDDR4 memory types
    • Supports speeds up to 4266MT/s
    • Up to 4x32-b bus with inline ECC up to 68GB/s
  • General-Purpose Memory Controller (GPMC)
  • 3x512KB on-chip SRAM in MAIN domain, protected by ECC

    Functional Safety:

  • Functional Safety-Compliant (on select part numbers)
    • Developed for functional safety applications
    • Documentation available to aid ISO 26262/IEC 61508 functional safety system design up to ASIL D/SIL 3
    • Systematic capability up to ASIL D/SC 3
    • Hardware integrity up to ASIL D/SIL 3 for MCU Domain
    • Hardware integrity up to ASIL B/SIL 2 for Main Domain
    • Hardware integrity up to ASIL D/SIL 3 for Extended MCU (EMCU) portion of the Main Domain
  • Safety-related certification
  • AEC-Q100 qualified on part number variants ending in Q1

    Device security (on select part numbers):

  • Secure boot with secure run-time support
  • Customer programmable root key, up to RSA-4K or ECC-512
  • Embedded hardware security module
  • Crypto hardware accelerators – PKA with ECC, AES, SHA, RNG, DES and 3DES

    High speed serial interfaces:

  • Integrated Ethernet switch supporting up to 8 (TDA4xH) or 4 (TDA4xP) external ports
    • Two ports support 5Gb, 10Gb USXGMII/XFI
    • All ports support 1Gb, 2.5Gb SGMII
    • All ports can support QSGMII. A maximum of 2 (TDA4xH) or 1 (TDA4xP) QSGMII can be enabled and uses all 8 or 4 internal lanes
  • Up to 4x2-L/2x4L (TDA4xH) or 2x2L/1x4L (TDA4xP) PCI-Express (PCIe) Gen3 controllers
    • Gen1 (2.5GT/s), Gen2 (5.0GT/s), and Gen3 (8.0GT/s) operation with auto-negotiation
  • One USB 3.0 dual-role device (DRD) subsystem
    • Enhanced SuperSpeed Gen1 Port
    • Supports Type-C switching
    • Independently configurable as USB host, USB peripheral, or USB DRD
  • Three CSI2.0 4L Camera Serial interface RX (CSI-RX) plus two CSI2.0 4L TX (CSI-TX) with DPHY
    • MIPI CSI 1.3 Compliant + MIPI-DPHY 1.2
    • CSI-RX supports for 1,2,3, or 4 data lane mode up to 2.5Gbps per lane
    • CSI-TX supports for 1,2, or 4 data lane mode up to 2.5Gbps per lane
    • ECC verification/correction with CRC check + ECC on RAM
    • Virtual Channel support (up to 16)
    • Ability to write stream data directly to DDR via DMA

    Ethernet:

  • Two RGMII/RMII interfaces

    Automotive interfaces:

  • Twenty Modular Controller Area Network (MCAN) modules with full CAN-FD support

    Display subsystem:

  • Two DSI 4L TX (up to 2.5k)
  • One eDP/DP interface with Multi-Display Support (MST)
  • One DPI

    Audio interfaces:

  • Five Multichannel Audio Serial Port (MCASP) modules

    Video acceleration:

  • H.264/H.265 Encode/Decode, up to 960MP/s (TDA4xH) or 480MP/s (TDA4xP)

    Flash memory interfaces:

  • Embedded MultiMediaCard Interface ( eMMC™ 5.1)
  • One Secure Digital 3.0 / Secure Digital Input Output 3.0 interfaces (SD3.0/SDIO3.0
  • Universal Flash Storage (UFS 2.1) interface with two lanes
  • Two independent flash interfaces configured as
    • One OSPI or HyperBus™ or QSPI flash interfaces, and
    • One QSPI flash interface

    System-on-Chip (SoC) architecture:

  • 16-nm FinFET technology
  • 31mm × 31mm, 0.8-mm pitch, 1414-pin FCBGA (ALY), enables IPC class 3 PCB routing

    TPS6594-Q1 Companion Power Management ICs (PMIC):

  • Functional Safety-Compliant support up to ASIL D/SIL 3
  • Flexible mapping to support different use cases

The TDA4VH-Q1 TDA4AH-Q1 TDA4VP-Q1 TDA4AP-Q1 processor family is based on the evolutionary Jacinto™ 7 architecture, targeted at ADAS and Autonomous Vehicle (AV) applications and built on extensive market knowledge accumulated over a decade of TI’s leadership in the ADAS processor market. The unique combination high-performance compute, deep-learning engine, dedicated accelerators for signal and image processing in an functional safety compliant targeted architecture make the TDA4VH-Q1 TDA4AH-Q1 TDA4VP-Q1 TDA4AP-Q1 devices a great fit for several imaging, vision, radar, sensor fusion and AI applications such as: Robotics, Mobile machineries, Off-highway vehicle controller, Machine Vision, AI BOX, Gateways, Retail automation, Medical Imaging, and so on. The TDA4VH-Q1 TDA4AH-Q1 TDA4VP-Q1 TDA4AP-Q1 provides high performance compute for both traditional and deep learning algorithms at industry leading power/performance ratios with a high level of system integration to enable scalability and lower costs for advanced automotive platforms supporting multiple sensor modalities in centralized ECUs or stand-alone sensors. Key cores include next generation DSP with scalar and vector cores, dedicated deep learning and traditional algorithm accelerators, latest Arm and GPU processors for general compute, an integrated next generation imaging subsystem (ISP), video codec, Ethernet hub and isolated MCU island. All protected by automotive grade safety and security hardware accelerators.

Key Performance Cores Overview

The “C7x” next generation DSP combines TI’s industry leading DSP and EVE cores into a single higher performance core and adds floating point vector calculation capabilities, enabling backward compatibility for legacy code while simplifying software programming. A single instance of the new “MMAv2” deep learning accelerator enables performance up to 8 TOPS within the lowest power envelope in the industry when operating at the typical automotive worst case junction temperature of 125°C. The dedicated ADAS/AV hardware accelerators provide vision pre-processing plus distance and motion processing with no impact on system performance.

General Compute Cores and Integration Overview

Separate eight core cluster configuration of Arm Cortex-A72 facilitates multi-OS applications with minimal need for a software hypervisor. Eight Arm® Cortex®-R5F subsystems enable low-level, timing critical processing tasks to leave the Arm® Cortex®-A72’s unencumbered for applications. The integrated IMG BXS-4-64 GPU offers up to 50 GFLOPS to enable dynamic 3D rendering for enhanced viewing applications. Building on the existing world-class ISP, TI’s 7th generation ISP includes flexibility to process a broader sensor suite, support for higher bit depth, and features targeting analytics applications. Integrated diagnostics and safety features support operations up to ASIL-D/SIL-3 levels while the integrated security features protect data against modern day attacks. To enable systems requiring heavy data bandwidth, a PCIe hub and Gigabit Ethernet switch are included along with CSI-2 ports to support throughput for many sensor inputs. To further the integration, the TDA4VH-Q1 TDA4AH-Q1 TDA4VP-Q1 TDA4AP-Q1 family also includes an MCU island eliminating the need for an external system microcontroller.

The TDA4VH-Q1 TDA4AH-Q1 TDA4VP-Q1 TDA4AP-Q1 processor family is based on the evolutionary Jacinto™ 7 architecture, targeted at ADAS and Autonomous Vehicle (AV) applications and built on extensive market knowledge accumulated over a decade of TI’s leadership in the ADAS processor market. The unique combination high-performance compute, deep-learning engine, dedicated accelerators for signal and image processing in an functional safety compliant targeted architecture make the TDA4VH-Q1 TDA4AH-Q1 TDA4VP-Q1 TDA4AP-Q1 devices a great fit for several imaging, vision, radar, sensor fusion and AI applications such as: Robotics, Mobile machineries, Off-highway vehicle controller, Machine Vision, AI BOX, Gateways, Retail automation, Medical Imaging, and so on. The TDA4VH-Q1 TDA4AH-Q1 TDA4VP-Q1 TDA4AP-Q1 provides high performance compute for both traditional and deep learning algorithms at industry leading power/performance ratios with a high level of system integration to enable scalability and lower costs for advanced automotive platforms supporting multiple sensor modalities in centralized ECUs or stand-alone sensors. Key cores include next generation DSP with scalar and vector cores, dedicated deep learning and traditional algorithm accelerators, latest Arm and GPU processors for general compute, an integrated next generation imaging subsystem (ISP), video codec, Ethernet hub and isolated MCU island. All protected by automotive grade safety and security hardware accelerators.

Key Performance Cores Overview

The “C7x” next generation DSP combines TI’s industry leading DSP and EVE cores into a single higher performance core and adds floating point vector calculation capabilities, enabling backward compatibility for legacy code while simplifying software programming. A single instance of the new “MMAv2” deep learning accelerator enables performance up to 8 TOPS within the lowest power envelope in the industry when operating at the typical automotive worst case junction temperature of 125°C. The dedicated ADAS/AV hardware accelerators provide vision pre-processing plus distance and motion processing with no impact on system performance.

General Compute Cores and Integration Overview

Separate eight core cluster configuration of Arm Cortex-A72 facilitates multi-OS applications with minimal need for a software hypervisor. Eight Arm® Cortex®-R5F subsystems enable low-level, timing critical processing tasks to leave the Arm® Cortex®-A72’s unencumbered for applications. The integrated IMG BXS-4-64 GPU offers up to 50 GFLOPS to enable dynamic 3D rendering for enhanced viewing applications. Building on the existing world-class ISP, TI’s 7th generation ISP includes flexibility to process a broader sensor suite, support for higher bit depth, and features targeting analytics applications. Integrated diagnostics and safety features support operations up to ASIL-D/SIL-3 levels while the integrated security features protect data against modern day attacks. To enable systems requiring heavy data bandwidth, a PCIe hub and Gigabit Ethernet switch are included along with CSI-2 ports to support throughput for many sensor inputs. To further the integration, the TDA4VH-Q1 TDA4AH-Q1 TDA4VP-Q1 TDA4AP-Q1 family also includes an MCU island eliminating the need for an external system microcontroller.

Descargar Ver vídeo con transcripción Video

Productos similares que pueden interesarle

open-in-new Comparar alternativas
Reemplazo con funcionalidad mejorada del dispositivo comparado
TDA4AH-Q1 ACTIVO SoC con Octal Arm® Cortex®-A72, C7xDSP y 32 TOPS de IA para percepción visual y análisis Analytics focused SoC, eight Cortex-A72 (100K DMIPS), 32 TOPS AI performance; does not inlcude GPU, video encode only
TDA4AP-Q1 ACTIVO SoC con Octal Arm® Cortex®-A72, 24 TOPS de IA y C7xDSP para percepción y análisis de visión Analytics-focused SoC; does not include GPU, video encoder only
TDA4VH-Q1 ACTIVO SoC con Octal Arm® Cortex®-A72, 32 TOPS de IA, C7xDSP y GPU para percepción visual y análisis. Eight Cortex-A72 cores (100K DMIPS), 32 TOPS AI performance, four LPDDR4 interfaces, eight-port Ethernet switch.
Funcionalidad similar a la del dispositivo comparado
TDA4VE-Q1 ACTIVO SoC con Dual Arm® Cortex®-A72, 8 TOPS de IA, C7xDSP y GPU para percepción visual y análisis Dual Cortex-A72, lower AI performance (8 TOPS), smaller memory, fewer MCU cores, lower power

Documentación técnica

star =Principal documentación para este producto seleccionada por TI
No se encontraron resultados. Borre su búsqueda y vuelva a intentarlo.
Ver todo 36
Tipo Título Fecha
* Data sheet TDA4VH-Q1, TDA4AH-Q1, TDA4VP-Q1, TDA4AP-Q1 Jacinto™ Processors datasheet (Rev. C) PDF | HTML 04 nov 2025
* Errata J784S4, TDA4AP, TDA4VP, TDA4AH, TDA4VH, AM69A Processors Silicon Revision 1.0 (Rev. B) PDF | HTML 24 jul 2024
* User guide J784S4 J742S2 Technical Reference Manual (Rev. E) PDF | HTML 18 sep 2025
Application note Memory allocation for TIDL usage PDF | HTML 10 nov 2025
Functional safety information J721E, J721S2, J7200, J784S4, and J742S2 TÜV SÜD Letter of Confirmation for Software Component Qualification 01 oct 2025
Functional safety information J7200, J721E, J721S2, J722S, J742S2, and J784S4 SDL TÜV SÜD Functional Safety Certificate (Rev. A) 25 sep 2025
Functional safety information J721E, J721S2, J7200, J722S, J742S2, J784S4 MCAL TÜV SÜD Functional Safety Certificate (Rev. A) 25 sep 2025
Functional safety information TÜV SÜD Certificate for Functional Safety Software Development Process (Rev. D) 17 jun 2025
Functional safety information J784S4: TDA4VH TDA4AH TDA4VP TDA4AP SN17 SN18, J742S2: TDA4VPE TDA4APE SN16 TÜV Functional Safety Certificate 11 jun 2025
User guide Powering Jacinto 7 SoC For Isolated Power Groups With TPS6594133A-Q1 + Dual HCPS (Rev. A) PDF | HTML 16 may 2025
Application note MCAN Debug Guide PDF | HTML 18 feb 2025
Application note Microcontroller Abstraction Layer on Jacinto™ and Sitara™ Embedded Processors PDF | HTML 28 ene 2025
User guide J784S4, TDA4VH, TDA4AH, TDA4VP, TDA4AP, AM69 Power Estimation Tool User’s Guide (Rev. A) 23 dic 2024
Application note Jacinto 7 LPDDR4 Board Design and Layout Guidelines (Rev. F) PDF | HTML 05 ago 2024
User guide J784S4 J742S2 Technical Reference Manual (Rev. D) 24 jul 2024
Application note Debugging GPU Driver Issues on TDA4x and AM6x Devices PDF | HTML 20 jun 2024
Application note Jacinto7 AM6x, TDA4x, and DRA8x High-Speed Interface Design Guidelines (Rev. A) PDF | HTML 04 jun 2024
Application note MMC SW Tuning Algorithm (Rev. A) PDF | HTML 14 may 2024
Application note Jacinto7 AM6x/TDA4x/DRA8x Schematic Checklist (Rev. B) PDF | HTML 04 abr 2024
Technical article Building multicamera vision perception systems for ADAS domain controllers with integrated processors PDF | HTML 05 ene 2024
Technical article How to deliver current beyond 100 A to an ADAS processor PDF | HTML 04 ene 2024
Application note Jacinto7 HS Device Customer Return Process PDF | HTML 16 nov 2023
White paper Designing an Efficient Edge AI System with Highly Integrated Processors (Rev. A) PDF | HTML 13 mar 2023
Application note UART Log Debug System on Jacinto 7 SoC PDF | HTML 09 ene 2023
User guide Jacinto Processors TDA4AP/TDA4VP/TDA4AH/TDA4VH EVM Users Guide PDF | HTML 02 dic 2022
Product overview Jacinto™ 7 Safety Product Overview PDF | HTML 15 ago 2022
Application note Dual-TDA4x System Solution PDF | HTML 29 abr 2022
Application note SPI Enablement & Validation on TDA4 Family PDF | HTML 05 abr 2022
Technical article How are sensors and processors creating more intelligent and autonomous robots? PDF | HTML 29 mar 2022
Technical article How to simplify your embedded edge AI application development PDF | HTML 28 ene 2022
Application note Enabling MAC2MAC Feature on Jacinto7 Soc 10 ene 2022
Functional safety information Leverage Jacinto 7 Processors Functional Safety Features for Automotive Designs (Rev. A) PDF | HTML 13 oct 2021
Application note TDA4 Flashing Techniques PDF | HTML 08 jul 2021
White paper Security Enablers on Jacinto™ 7 Processors 04 ene 2021
White paper Enabling Differentiation through MCU Integration on Jacinto™ 7 Processors 22 oct 2020
Application note OSPI Tuning Procedure PDF | HTML 08 jul 2020

Diseño y desarrollo

Para conocer los términos adicionales o los recursos necesarios, haga clic en cualquier título de abajo para ver la página de detalles cuando esté disponible.

Placa de evaluación

J784S4XEVM — Módulo de evaluación J784S4 para la familia TDA4xx de sistemas analíticos de campo lejano de sistema

The J784S4 evaluation module (EVM) is a platform for evaluating the TDA4AP-Q1, TDA4VP-Q1, TDA4AH-Q1 and TDA4VH-Q1 processors in vision analytics and networking applications throughout automotive and industrial markets. These processors perform particularly well in multicamera, sensor fusion and (...)

Guía del usuario: PDF | HTML
Placa de evaluación

J7EXPA01EVM — Kit de placa de expansión de captura en serie Fusion2

Amplíe las capacidades de los EVM Jacinto7 para desarrollar y evaluar sistemas que habiliten a los desarrolladores desarrollar hardware y escribir software en torno a la familia de procesadores Jacinto7. Se pueden agregar funcionalidades adicionales al EVM/SK mediante la placa de expansión Fusion2

(...)

Guía del usuario: PDF | HTML
Placa de evaluación

J7EXPCXEVM — Tarjeta de expansión de conmutador Gateway/Ethernet

Expand the capabilities of the J721EXCP01EVM common processor board for evaluating Jacinto 7 processors in vision analytics and networking applications in automotive and industrial markets with our Gateway/Ethernet switch expansion card.

Guía del usuario: PDF | HTML
Placa de evaluación

J7EXPEXEVM — Tarjeta de expansión de audio y pantalla

Expand the capabilities of the J721EXCP01EVM common processor board for evaluating Jacinto 7 processors in vision analytics and networking applications in automotive and industrial markets with our audio and display expansion card.
Guía del usuario: PDF | HTML
Sonda de depuración

TMDSEMU110-U — Sonda de depuración XDS110 JTAG

El XDS110 de Texas Instruments es una nueva clase de sonda de depuración (emulador) para procesadores integrados de TI. El XDS110 sustituye a la familia XDS100, al tiempo que es compatible con una mayor variedad de estándares (IEEE1149.1, IEEE1149.7, SWD) en un único pod. Todas las sondas de (...)

Guía del usuario: PDF
Sonda de depuración

TMDSEMU560V2STM-U — Sonda de depuración USB de seguimiento del sistema XDS560v2

The XDS560v2 is the highest performance of the XDS560™ family of debug probes and supports both the traditional JTAG standard (IEEE1149.1) and cJTAG (IEEE1149.7).  Note that it does not support serial wire debug (SWD).

All XDS debug probes support Core and System Trace in all ARM and DSP processors (...)

Sonda de depuración

LB-3P-TRACE32-ARM — Sistema de depuración y seguimiento Lauterbach TRACE32 para microcontroladores y procesadores basado

Lauterbach‘s TRACE32® tools are a suite of leading-edge hardware and software components that enables developers to analyze, optimize and certify all kinds of Arm®-based microcontrollers and processors. The globally renowned debug and trace solutions for embedded systems and SoCs are the perfect (...)

Sonda de depuración

TSK-3P-BLUEBOX — TASKING BlueBox hardware debugger

TASKING’s Debug, Trace, and Test tools offer comprehensive solutions for efficient debugging, tracing, and testing of TI's embedded systems. The scalable TASKING BlueBox debuggers allow users to easily flash, debug, and test across TI's portfolio. Development on TI hardware is made even easier with (...)

Kit de desarrollo de software (SDK)

IBV-3P-ICECAT — IBV EtherCAT MainDevice SDK for embedded systems

The icECAT EtherCAT Master Stack library by IBV is a Software Development Kit (SDK) for creating an EtherCAT MainDevice (master) system achieving best performance with lowest resource usage. It is especially designed for use on embedded systems with optimized Link Layer drivers with DMA support (...)
Kit de desarrollo de software (SDK)

PROCESSOR-SDK-LINUX-J784S4 Linux® SDK for TDA4AP-Q1, TDA4VP-Q1, TDA4AH-Q1 and TDA4VH-Q1

The J784S4 processor software development kit (SDK) real-time operating system (RTOS) can be used together with either processor SDK Linux® or processor SDK QNX® to form a multiprocessor software development platform for TTDA4AP-Q1, TDA4VP-Q1, TDA4AH-Q1 and TDA4VH-Q1 system-on-a-chip (SoCs) (...)

Productos y hardware compatibles

Productos y hardware compatibles

Productos
Sistemas automotrices SoC de asistencia al conductor
TDA4AH-Q1 SoC con Octal Arm® Cortex®-A72, C7xDSP y 32 TOPS de IA para percepción visual y análisis TDA4AP-Q1 SoC con Octal Arm® Cortex®-A72, 24 TOPS de IA y C7xDSP para percepción y análisis de visión TDA4VH-Q1 SoC con Octal Arm® Cortex®-A72, 32 TOPS de IA, C7xDSP y GPU para percepción visual y análisis. TDA4VP-Q1 SoC con Octal Arm® Cortex®-A72, 24 TOPS de IA, C7xDSP y GPU para percepción visual y análisis.
Desarrollo de hardware
Placa de evaluación
J784S4XEVM Módulo de evaluación J784S4 para la familia TDA4xx de sistemas analíticos de campo lejano de sistema
Opciones de descarga
Kit de desarrollo de software (SDK)

PROCESSOR-SDK-QNX-J784S4 QNX SDK for TDA4AP-Q1, TDA4VP-Q1, TDA4AH-Q1 and TDA4VH-Q1

The J784S4 processor software development kit (SDK) real-time operating system (RTOS) can be used together with either processor SDK Linux® or processor SDK QNX® to form a multiprocessor software development platform for TTDA4AP-Q1, TDA4VP-Q1, TDA4AH-Q1 and TDA4VH-Q1 system-on-a-chip (SoCs) (...)

Productos y hardware compatibles

Productos y hardware compatibles

Productos
Sistemas automotrices SoC de asistencia al conductor
TDA4AH-Q1 SoC con Octal Arm® Cortex®-A72, C7xDSP y 32 TOPS de IA para percepción visual y análisis TDA4AP-Q1 SoC con Octal Arm® Cortex®-A72, 24 TOPS de IA y C7xDSP para percepción y análisis de visión TDA4VH-Q1 SoC con Octal Arm® Cortex®-A72, 32 TOPS de IA, C7xDSP y GPU para percepción visual y análisis. TDA4VP-Q1 SoC con Octal Arm® Cortex®-A72, 24 TOPS de IA, C7xDSP y GPU para percepción visual y análisis.
Desarrollo de hardware
Placa de evaluación
J784S4XEVM Módulo de evaluación J784S4 para la familia TDA4xx de sistemas analíticos de campo lejano de sistema
Opciones de descarga
Kit de desarrollo de software (SDK)

PROCESSOR-SDK-RTOS-J784S4 RTOS SDK for TDA4AP-Q1, TDA4VP-Q1, TDA4AH-Q1 and TDA4VH-Q1

The J784S4 processor software development kit (SDK) real-time operating system (RTOS) can be used together with either processor SDK Linux® or processor SDK QNX® to form a multiprocessor software development platform for TTDA4AP-Q1, TDA4VP-Q1, TDA4AH-Q1 and TDA4VH-Q1 system-on-a-chip (SoCs) (...)

Productos y hardware compatibles

Productos y hardware compatibles

Productos
Sistemas automotrices SoC de asistencia al conductor
TDA4AH-Q1 SoC con Octal Arm® Cortex®-A72, C7xDSP y 32 TOPS de IA para percepción visual y análisis TDA4AP-Q1 SoC con Octal Arm® Cortex®-A72, 24 TOPS de IA y C7xDSP para percepción y análisis de visión TDA4VH-Q1 SoC con Octal Arm® Cortex®-A72, 32 TOPS de IA, C7xDSP y GPU para percepción visual y análisis. TDA4VP-Q1 SoC con Octal Arm® Cortex®-A72, 24 TOPS de IA, C7xDSP y GPU para percepción visual y análisis.
Desarrollo de hardware
Placa de evaluación
J784S4XEVM Módulo de evaluación J784S4 para la familia TDA4xx de sistemas analíticos de campo lejano de sistema
Opciones de descarga
Software de aplicación y estructura

PAI-3P-PHANTOMVISION — Software de visión Phantom AI que se ejecuta en procesadores Jacinto para aplicaciones de automoción

PhantomVision™ is a scalable, flexible and reliable deep learning based computer vision solution that provides a comprehensive suite of Euro NCAP compliant ADAS features. It is a visual perception engine that enables a single or multiple cameras to autonomously recognize road objects and (...)
Desde: Phantom AI
Software de aplicación y estructura

SV-3P-MULTIVISION — MultiVision: software de percepción automotriz STRADVISION

MultiVision emplea una combinación de cámaras de visión frontal, trasera, lateral y envolvente (ojo de pez) para ofrecer una detección completa de objetos alrededor del vehículo, tanto en entornos de carreteras públicas como de estacionamiento. MultiVision admite ADAS L2+ o superior y capacidades (...)
Desde: Stradvision
Software de aplicación y estructura

SV-3P-SURROUNDVISION — SurroundVision: software de percepción automotriz STRADVISION

SurroundVision usa las imágenes de la cámara de visión envolvente como datos para detectar una gran variedad de objetos alrededor del vehículo, incluidos vehículos, peatones, estacionamientos y las piedras del bordillo. Gracias a sus salidas de percepción de alta precisión, permite a los usuarios (...)
Desde: Stradvision
Firmware

USIT-3P-SECIC-HSM — Firmware Uni-Sentry SecIC-HSM

El SecIC-HSM está diseñado para cumplir con los requisitos de ciberseguridad necesarios para los chips MCU/SoC. El firmware HSM se puede aplicar en campos como automóviles, nuevas energías, fotovoltaica, robótica, salud y aviación. Las funciones de ciberseguridad proporcionadas disponibles incluyen (...)
Firmware

USIT-3P-SECIC-PQC — Firmware de algoritmos Uni-Sentry SecIC-PQC

Las soluciones de seguridad de Uni-Sentry adoptan algoritmos PQC capaces de resistir las amenazas de descifrado planteadas por los ordenadores cuánticos a los algoritmos criptográficos tradicionales. El firmware del PQC está cooptimizado con el Módulo de Seguridad de Hardware (HSM), aprovechando la (...)
IDE, configuración, compilador o depurador

C7000-CGT — Herramientas de generación de código para C7000: compilador

The TI C7000 C/C++ Compiler Tools support development of applications for TI C7000 Digital Signal Processor cores.

Code Composer Studio is the Integrated Development Environment (IDE) for TI embedded devices.  If you are looking to develop on a TI embedded device it is recommended to start (...)
Guía del usuario: PDF | HTML
IDE, configuración, compilador o depurador

CCSTUDIO Code Composer Studio™ integrated development environment (IDE)

Code Composer Studio is an integrated development environment (IDE) for TI's microcontrollers and processors. It is comprised of a rich suite of tools used to build, debug, analyze and optimize embedded applications. Code Composer Studio is available across Windows®, Linux® and macOS® platforms.

(...)

Productos y hardware compatibles

Productos y hardware compatibles

Este recurso de diseño es compatible con la mayoría de los productos de estas categorías.

Revise la página de detalles del producto para verificar la compatibilidad.

Iniciar Opciones de descarga
IDE, configuración, compilador o depurador

DDR-CONFIG-J784S4 DDR Configuration Tool

This SysConfig based tool simplifies the process of configuring the DDR Subsystem Controller and PHY to interface to SDRAM devices. Based on the memory device, board design, and topology the tool outputs files to initialize and train the selected memory.
Productos y hardware compatibles

Productos y hardware compatibles

Productos
SoC de redes industriales y multimedia
AM69 Arm Cortex‑A72 de 8 núcleos y 64 bits con gráficos, PCIe Gen 3, Ethernet y USB 3.0 para uso gener AM69A Sistema en chip (SoC) de visión 32 TOPS para entre 1 y 12 cámaras, robots móviles autónomos, visi
Sistemas automotrices SoC de asistencia al conductor
TDA4AH-Q1 SoC con Octal Arm® Cortex®-A72, C7xDSP y 32 TOPS de IA para percepción visual y análisis TDA4AP-Q1 SoC con Octal Arm® Cortex®-A72, 24 TOPS de IA y C7xDSP para percepción y análisis de visión TDA4VH-Q1 SoC con Octal Arm® Cortex®-A72, 32 TOPS de IA, C7xDSP y GPU para percepción visual y análisis. TDA4VP-Q1 SoC con Octal Arm® Cortex®-A72, 24 TOPS de IA, C7xDSP y GPU para percepción visual y análisis.
Desarrollo de hardware
Placa de evaluación
SK-AM69 Kit de inicio AM69 y AM69A para IA de visión y procesadores de uso general
IDE, configuración, compilador o depurador

SAFETI_CQKIT — Kit de cualificación de compilador de seguridad

El Kit de cualificación de compilador de seguridad se desarrolló para ayudar a los clientes a calificar el uso del compilador C/C++ ARM, C6000, C7000 o C2000/CLA de TI respecto de normas de seguridad funcional como IEC 61508 e ISO 26262.

El Kit de cualificación de compilador de seguridad:

  • Es (...)
IDE, configuración, compilador o depurador

SYSCONFIG — Herramienta de configuración del sistema

SysConfig es una herramienta de configuración que simplifica la configuración de hardware y software y acelera el desarrollo de software.

SysConfig está disponible como parte de Code Composer Studio™, un entorno de desarrollo integrado, así como una aplicación independiente. Además, SysConfig (...)

Sistema operativo (SO)

GHS-3P-INTEGRITY-RTOS — INTEGRITY RTOS de Green Hills

The flagship of Green Hills Software operating systems—the INTEGRITY RTOS—is built around a partitioning architecture to provide embedded systems with total reliability, absolute security, and maximum real-time performance. With its leadership pedigree underscored by certifications in a (...)
Sistema operativo (SO)

GHS-3P-UVELOSITY — Green Hills Software u-velOSity Safety RTOS

The µ-velOSity™ Safety RTOS is the smallest of Green Hills Software's real-time operating systems and was designed especially for microcontrollers. It supports a wide range of TI processor families using the Arm® Cortex-M or Cortex-R cores as a main CPU or as a co-processors (...)
Sistema operativo (SO)

QNX-3P-NEUTRINO-RTOS — QNX Neutrino RTOS

The QNX Neutrino® Realtime Operating System (RTOS) is a full-featured and robust RTOS designed to enable the next-generation of products for automotive, medical, transportation, military and industrial embedded systems. Microkernel design and modular architecture enable customers to create (...)
Sistema operativo (SO)

WHIS-3P-SAFERTOS — RTOS de seguridad precertificado SAFERTOS de WITTENSTEIN

SAFERTOS® es un sistema operativo único en tiempo real diseñado para procesadores integrados. Está precertificado según las normas IEC 61508 SIL3 e ISO 26262 ASILD por TÜV SÜD. SAFERTOS® se diseñó específicamente para la seguridad por el equipo de expertos de WHIS y se usa globalmente en (...)
Soporte de software

EXLFR-3P-ESYNC-OTA — Actualizaciones inalámbricas de OTA Excelfore esync para vehículos definidos por software

Experience the future of the connected SDV starting with full vehicle OTA from Excelfore. The standardized and structured eSync pipeline securely scales to reach all the ECUs and smart sensors in the car, with the flexibility to cover any in-vehicle network topology or system architecture.
eSync (...)
Desde: ExcelFore
Soporte de software

EXLFR-3P-TSN — ExelFore's time sensitive network (TSN) automotive paths for safety-critical communications

El vehículo definido por software (SDV) necesita redes de alto rendimiento, direccionamiento IP y seguridad, que están disponibles con Ethernet pero no con red de área de controlador (CAN). Las aplicaciones automotrices también requieren características como latencias garantizadas, ancho de banda y (...)
Desde: ExcelFore
Soporte de software

J784S4-A72-STL STL software for TDAVP

J784S4 A72 STL package is intended to be used with PROCESSOR SDK QNX and provides the software test library (STL) along with example and documentation.
Productos y hardware compatibles

Productos y hardware compatibles

Productos
Sistemas automotrices SoC de asistencia al conductor
TDA4AH-Q1 SoC con Octal Arm® Cortex®-A72, C7xDSP y 32 TOPS de IA para percepción visual y análisis TDA4AP-Q1 SoC con Octal Arm® Cortex®-A72, 24 TOPS de IA y C7xDSP para percepción y análisis de visión TDA4VH-Q1 SoC con Octal Arm® Cortex®-A72, 32 TOPS de IA, C7xDSP y GPU para percepción visual y análisis. TDA4VP-Q1 SoC con Octal Arm® Cortex®-A72, 24 TOPS de IA, C7xDSP y GPU para percepción visual y análisis.
Soporte de software

J784S4-C7X-STL-SW C7X STL software for TDAVP

J784S4 C7X STL package is intended to be used with PROCESSOR SDK RTOS and provide the software test
Productos y hardware compatibles

Productos y hardware compatibles

Productos
Sistemas automotrices SoC de asistencia al conductor
TDA4AH-Q1 SoC con Octal Arm® Cortex®-A72, C7xDSP y 32 TOPS de IA para percepción visual y análisis TDA4AP-Q1 SoC con Octal Arm® Cortex®-A72, 24 TOPS de IA y C7xDSP para percepción y análisis de visión TDA4VH-Q1 SoC con Octal Arm® Cortex®-A72, 32 TOPS de IA, C7xDSP y GPU para percepción visual y análisis. TDA4VP-Q1 SoC con Octal Arm® Cortex®-A72, 24 TOPS de IA, C7xDSP y GPU para percepción visual y análisis.
Modelo de simulación

AM69 TDA4VH TDA4AH TDA4VP TDA4AP Thermal Model (Rev. A)

SPRM843A.ZIP (0 KB) - Thermal Model
Modelo de simulación

AM69A,TDA4VH-Q1,TDA4AH-Q1,TDA4VP-Q1,TDA4AP-Q1 BSDL MODEL

SPRM840.ZIP (18 KB) - BSDL Model
Modelo de simulación

IBIS Model for AM69 TDA4VH TDA4AH TDA4VP TDA4AP

SPRM836.ZIP (1497 KB) - IBIS Model
Encapsulado Pines Símbolos CAD, huellas y modelos 3D
FCBGA (ALY) 1414 Ultra Librarian

Pedidos y calidad

Información incluida:
  • RoHS
  • REACH
  • Marcado del dispositivo
  • Acabado de plomo/material de la bola
  • Clasificación de nivel de sensibilidad a la humedad (MSL) / reflujo máximo
  • Estimaciones de tiempo medio entre fallas (MTBF)/fallas en el tiempo (FIT)
  • Contenido del material
  • Resumen de calificaciones
  • Monitoreo continuo de confiabilidad
Información incluida:
  • Lugar de fabricación
  • Lugar de ensamblaje

Los productos recomendados pueden tener parámetros, módulos de evaluación o diseños de referencia relacionados con este producto de TI.

Soporte y capacitación

Foros de TI E2E™ con asistencia técnica de los ingenieros de TI

El contenido lo proporcionan “tal como está” TI y los colaboradores de la comunidad y no constituye especificaciones de TI. Consulte los términos de uso.

Si tiene preguntas sobre la calidad, el paquete o el pedido de productos de TI, consulte el soporte de TI. ​​​​​​​​​​​​​​

Videos