10.75V/9.25V UVLO 搭載、-25℃ ~ 85℃、バイポーラ、位相シフト・フルブリッジ・コントローラ

製品詳細

Topology Phase-shifted full bridge Control mode Current, Feedforward, Voltage Duty cycle (max) (%) 100 Switching frequency (max) (kHz) 1000 Features Adjustable switching frequency, Error amplifier, Multi-topology, Soft start, Soft switching, Synchronization pin UVLO thresholds on/off (V) 10.75/9.25 Operating temperature range (°C) -25 to 85 Rating Military Gate drive (typ) (A) 2 Vin (max) (V) 20
Topology Phase-shifted full bridge Control mode Current, Feedforward, Voltage Duty cycle (max) (%) 100 Switching frequency (max) (kHz) 1000 Features Adjustable switching frequency, Error amplifier, Multi-topology, Soft start, Soft switching, Synchronization pin UVLO thresholds on/off (V) 10.75/9.25 Operating temperature range (°C) -25 to 85 Rating Military Gate drive (typ) (A) 2 Vin (max) (V) 20
PDIP (N) 20 228.702 mm² 24.33 x 9.4 SOIC (DW) 28 184.37 mm² 17.9 x 10.3
  • Zero to 100% Duty Cycle Control
  • Programmable Output Turn-On Delay
  • Compatible with Voltage or Current Mode Topologies
  • Practical Operation at Switching Frequencies to 1MHz
  • Four 2A Totem Pole Outputs
  • 10MHz Error Amplifier
  • Undervoltage Lockout
  • Low Startup Current—150µA
  • Outputs Active Low During UVLO
  • Soft-Start Control
  • Latched Over-Current Comparator With Full Cycle Restart
  • Trimmed Reference
  • Zero to 100% Duty Cycle Control
  • Programmable Output Turn-On Delay
  • Compatible with Voltage or Current Mode Topologies
  • Practical Operation at Switching Frequencies to 1MHz
  • Four 2A Totem Pole Outputs
  • 10MHz Error Amplifier
  • Undervoltage Lockout
  • Low Startup Current—150µA
  • Outputs Active Low During UVLO
  • Soft-Start Control
  • Latched Over-Current Comparator With Full Cycle Restart
  • Trimmed Reference

The UC1875 family of integrated circuits implements control of a bridge power stage by phase-shifting the switching of one half-bridge with respect to the other, allowing constant frequency pulse-width modulation in combination with resonant, zero-voltage switching for high efficiency performance at high frequencies. This family of circuits may be configured to provide control in either voltage or current mode operation, with a separate over-current shutdown for fast fault protection.

A programmable time delay is provided to insert a dead-time at the turn-on of each output stage. This delay, providing time to allow the resonant switching action, is independently controllable for each output pair (A-B, C-D).

With the oscillator capable of operation at frequencies in excess of 2MHz, overall switching frequencies to 1MHz are practical. In addition to the standard free running mode, with the CLOCKSYNC pin, the user may configure these devices to accept an external clock synchronization signal, or may lock together up to 5 units with the operational frequency determined by the fastest device.

Protective features include an undervoltage lockout which maintains all outputs in an active-low state until the supply reaches a 10.75V threshold. 1.5V hysteresis is built in for reliable, boot-strapped chip supply. Over-current protection is provided, and will latch the outputs in the OFF state within 70nsec of a fault. The current-fault circuitry implements full-cycle restart operation.

Additional features include an error amplifier with band-width in excess of 7MHz, a 5V reference, provisions for soft-starting, and flexible ramp generation and slope compensation circuitry.

These devices are available in 20-pin DIP, 28-pin "bat-wing" SOIC and 28 lead power PLCC plastic packages for operation over both 0°C to 70°C and –25°C to +85°C temperature ranges; and in hermetically sealed cerdip, and surface mount packages for –55°C to +125°C operation.

The UC1875 family of integrated circuits implements control of a bridge power stage by phase-shifting the switching of one half-bridge with respect to the other, allowing constant frequency pulse-width modulation in combination with resonant, zero-voltage switching for high efficiency performance at high frequencies. This family of circuits may be configured to provide control in either voltage or current mode operation, with a separate over-current shutdown for fast fault protection.

A programmable time delay is provided to insert a dead-time at the turn-on of each output stage. This delay, providing time to allow the resonant switching action, is independently controllable for each output pair (A-B, C-D).

With the oscillator capable of operation at frequencies in excess of 2MHz, overall switching frequencies to 1MHz are practical. In addition to the standard free running mode, with the CLOCKSYNC pin, the user may configure these devices to accept an external clock synchronization signal, or may lock together up to 5 units with the operational frequency determined by the fastest device.

Protective features include an undervoltage lockout which maintains all outputs in an active-low state until the supply reaches a 10.75V threshold. 1.5V hysteresis is built in for reliable, boot-strapped chip supply. Over-current protection is provided, and will latch the outputs in the OFF state within 70nsec of a fault. The current-fault circuitry implements full-cycle restart operation.

Additional features include an error amplifier with band-width in excess of 7MHz, a 5V reference, provisions for soft-starting, and flexible ramp generation and slope compensation circuitry.

These devices are available in 20-pin DIP, 28-pin "bat-wing" SOIC and 28 lead power PLCC plastic packages for operation over both 0°C to 70°C and –25°C to +85°C temperature ranges; and in hermetically sealed cerdip, and surface mount packages for –55°C to +125°C operation.

ダウンロード 字幕付きのビデオを表示 ビデオ

技術資料

star =TI が選定したこの製品の主要ドキュメント
結果が見つかりませんでした。検索条件をクリアして、もう一度検索を行ってください。
5 をすべて表示
種類 タイトル 最新の英語版をダウンロード 日付
* データシート Phase Shift Resonant Controller データシート (Rev. C) 2007年 5月 24日
その他の技術資料 Phase Shifted Full Bridge, Zero Voltage Transition Design Considerations (Rev. A) 2011年 1月 22日
その他の技術資料 Seminar 800 Topic 5 - Fixed-Frequency Resonant-Switched PWM 2001年 2月 15日
その他の技術資料 Seminar 900 Topic 3 - Designing a Power Converter 2001年 2月 15日
その他の技術資料 Seminar 900 Topic 4 - Design Review: Power Converter 2001年 2月 15日

設計および開発

その他のアイテムや必要なリソースを参照するには、以下のタイトルをクリックして詳細ページを表示してください。

評価ボード

UCC3895EVM-001 — UCC3895 評価モジュール

The UCC3895EVM-001 is an isolated 48V input phase shifted full bridge converter providing an output of 3.3V at 15A. Using the AB outputs of the UCC3895, a novel technique for direct control driven synchronous rectification is demonstrated.

ユーザー・ガイド: PDF
パッケージ ピン数 ダウンロード
PDIP (N) 20 オプションの表示
SOIC (DW) 28 オプションの表示

購入と品質

記載されている情報:
  • RoHS
  • REACH
  • デバイスのマーキング
  • リード端子の仕上げ / ボールの原材料
  • MSL rating / リフローピーク温度
  • MTBF/FIT 推定値
  • 材料 (内容)
  • 認定試験結果
  • 継続的な信頼性モニタ試験結果

サポートとトレーニング

TI E2E™ Forums (英語) では、TI のエンジニアからの技術サポートが活用できます

コンテンツは、TI 投稿者やコミュニティ投稿者によって「現状のまま」提供されるもので、TI による仕様の追加を意図するものではありません。使用条件をご確認ください。

TI 製品の品質、パッケージ、ご注文に関するお問い合わせは、TI サポートをご覧ください。​​​​​​​​​​​​​​

ビデオ