LMK1D2102
- High-performance LVDS clock buffer family: up to 2 GHz
- Dual 1:2 differential buffer
- Dual 1:4 differential buffer
- Supply voltage: 1.71 V to 3.465 V
- Fail-safe input operation
- Low additive jitter: < max 60 fs RMS in 12-kHz to 20-MHz @ 156.25 MHz
-
Very low phase noise floor: -164 dBc/Hz (typical)
-
-
Very low propagation delay < 575 ps max
-
Output skew of 20 ps max
- Universal inputs accept LVDS, LVPECL, LVCMOS, HCSL and CML signal levels.
- LVDS reference voltage, V AC_REF, available for capacitive coupled inputs
- Industrial temperature range: –40°C to 105°C
- Packaged in
-
LMK1D2102: 3-mm x 3-mm, 16-Pin VQFN
-
LMK1D2104: 5-mm x 5-mm, 28-Pin VQFN
-
The LMK1D210x clock buffer distributes two clock inputs (IN0 and IN1) to a total of up to 8 pairs of differential LVDS clock outputs (OUT0, OUT7) with minimum skew for clock distribution. Each buffer block consists of one input and up to 4 LVDS outputs. The inputs can either be LVDS, LVPECL, HCSL, CML or LVCMOS.
The LMK1D210x is specifically designed for driving 50-Ω transmission lines. In case of driving the inputs in single-ended mode, the appropriate bias voltage as shown in must be applied to the unused negative input pin.
Using the control pin (EN), output banks can either be enabled or disabled. If this pin is left open, two buffers with all outputs are enabled, if switched to a logic "0", both banks with all outputs are disabled (static logic "0"), if switched to a logic "1", one bank and its outputs are disabled while another bank with its outputs are enabled. The part supports a fail-safe function. The device further incorporates an input hysteresis which prevents random oscillation of the outputs in the absence of an input signal.
The device operates in 1.8-V or 2.5-V or 3.3-V supply environment and is characterized from –40°C to 105°C (ambient temperature). The LMK1D210x package variant is shown in the table below:
기술 문서
유형 | 직함 | 날짜 | ||
---|---|---|---|---|
* | Data sheet | LMK1D210x Low Additive Jitter LVDS Buffer datasheet (Rev. B) | PDF | HTML | 2023/06/14 |
설계 및 개발
추가 조건 또는 필수 리소스는 사용 가능한 경우 아래 제목을 클릭하여 세부 정보 페이지를 확인하세요.
LMK1D1208EVM — LMK1D1208 저지터 2:8 LVDS 팬 아웃 버퍼용 평가 모듈
PSPICE-FOR-TI — TI 설계 및 시뮬레이션 툴용 PSpice®
TI 설계 및 시뮬레이션 환경용 PSpice는 기본 제공 라이브러리를 이용해 복잡한 혼합 신호 설계를 시뮬레이션할 수 있습니다. 레이아웃 및 제작에 (...)
패키지 | 핀 | 다운로드 |
---|---|---|
VQFN (RGT) | 16 | 옵션 보기 |
주문 및 품질
- RoHS
- REACH
- 디바이스 마킹
- 납 마감/볼 재질
- MSL 등급/피크 리플로우
- MTBF/FIT 예측
- 물질 성분
- 인증 요약
- 지속적인 신뢰성 모니터링
- 팹 위치
- 조립 위치
권장 제품에는 본 TI 제품과 관련된 매개 변수, 평가 모듈 또는 레퍼런스 디자인이 있을 수 있습니다.