이 제품의 최신 버전이 있습니다
비교 대상 장치보다 업그레이드된 기능을 지원하는 드롭인 대체품
SN74AVC1T45
- Available in the Texas Instruments NanoFree™ package
- Fully configurable dual-rail design allows each port to operate over the full 1.08V to 3.6V power-supply range
- VCC isolation feature – if either VCC input is at GND, then both ports are in the high-impedance state
- DIR input circuit referenced to VCCA
- ±12mA output drive at 3.3V
- I/Os are 4.6V tolerant
- Ioff supports partial-power-down mode operation
- Typical maximum data rates
- 500Mbps (1.08V to 3.3V translation)
- 320Mbps (<1.8V to 3.3V translation)
- 320Mbps (translate to 2.5V or 1.8V)
- 280Mbps (translate to 1.5V)
- 240Mbps (translate to 1.2V)
- Latch-up performance exceeds 100mA per JESD 78, Class II
- ESD protection exceeds JESD 22
- ±2000V Human Body Model (A114-A)
- 200V Machine Model (A115-A)
- ±1000V Charged-Device Model (C101)
This single-bit noninverting bus transceiver uses two separate configurable power-supply rails. The SN74AVC1T45 is operational with VCCA/VCCB as low as 1.08V.
The A port is designed to track VCCA. VCCA accepts any supply voltage from 1.08V to 3.6V. The B port is designed to track VCCB. VCCB accepts any supply voltage from 1.08V to 3.6V. This allows for universal low-voltage, bidirectional translation between any of the 1.2V, 1.5V, 1.8V, 2.5V, and 3.3V voltage nodes.
The SN74AVC1T45 is designed for asynchronous communication between two data buses. The logic levels of the direction-control (DIR) input activate either the B-port outputs or the A-port outputs. The device transmits data from the A bus to the B bus when the B-port outputs are activated and from the B bus to the A bus when the A-port outputs are activated. The input circuitry on both A and B ports always is active and must have a logic HIGH or LOW level applied to prevent excess ICC and ICCZ.
The SN74AVC1T45 is designed so that the DIR input is powered by VCCA.
This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.
The VCC isolation feature is designed so that if either VCC input is at GND, then both ports are in the high-impedance state.
NanoFree package technology is a major breakthrough in IC packaging concepts, using the die as the package.
기술 자료
설계 및 개발
추가 조건 또는 필수 리소스는 사용 가능한 경우 아래 제목을 클릭하여 세부 정보 페이지를 확인하세요.
5-8-LOGIC-EVM — 5핀~8핀 DCK, DCT, DCU, DRL 및 DBV 패키지용 일반 논리 평가 모듈
AVCLVCDIRCNTRL-EVM — AVC 및 LVC를 지원하는 방향 제어 양방향 변환 디바이스를 위한 일반 EVM
The generic EVM is designed to support one, two, four and eight channel LVC and AVC direction-controlled translation devices. It also supports the bus hold and automotive -Q1 devices in the same number of channels. The AVC are low voltage translation devices with lower drive strength of 12mA. LVC (...)
TMP114EVM — 초저 높이, 1.2V 고정밀 온도 센서용 TMP114 평가 모듈
이 모듈은 EVM 보드의 센서와 호스트 컨트롤러 사이에 구멍이 뚫려 있도록 설계되었습니다. 천공을 통해 유연하게 평가할 수 있습니다.
- 사용자는 TMP114를 사용자의 시스템/호스트에 연결할 수 있습니다.
- 사용자는 TMP114 장치를 사용하여 EVM 호스트와 (...)
EVMK2GX — 66AK2Gx 1GHz 평가 모듈
The EVMK2GX (also known as "K2G") 1GHz evaluation module (EVM) enables developers to immediately start evaluating the 66AK2Gx processor family, and to accelerate the development of audio, industrial motor control, smart grid protection and other high reliability, real-time compute intensive (...)
많은 TI 레퍼런스 설계에는 SN74AVC1T45이(가) 포함됩니다.
레퍼런스 디자인 선택 툴을 사용하여 애플리케이션 및 매개 변수에 가장 적합한 설계를 검토하고 식별할 수 있습니다.
패키지 | 핀 | CAD 기호, 풋프린트 및 3D 모델 |
---|---|---|
DSBGA (YZP) | 6 | Ultra Librarian |
SOT-23 (DBV) | 6 | Ultra Librarian |
SOT-5X3 (DRL) | 6 | Ultra Librarian |
SOT-SC70 (DCK) | 6 | Ultra Librarian |
주문 및 품질
- RoHS
- REACH
- 디바이스 마킹
- 납 마감/볼 재질
- MSL 등급/피크 리플로우
- MTBF/FIT 예측
- 물질 성분
- 인증 요약
- 지속적인 신뢰성 모니터링
- 팹 위치
- 조립 위치