首頁 時鐘與計時 時鐘產生器
首頁
時鐘與計時
時鐘產生器

CDCEL925

現行

具 1.8-V LVCMOS 輸出的可編程 2-PLL VCXO 時脈合成器

立即訂購
產品規格表

CDCEL925

現行
產品規格表 立即訂購

產品詳細資料

Function Clock synthesizer Number of outputs 5 Output frequency (max) (MHz) 230 Core supply voltage (V) 1.8 Output supply voltage (V) 1.8 Input type LVCMOS, XTAL Output type LVCMOS Operating temperature range (°C) -40 to 85 Features Integrated EEPROM, Multiplier or divider, Spread-spectrum clocking (SSC) Rating Catalog
Function Clock synthesizer Number of outputs 5 Output frequency (max) (MHz) 230 Core supply voltage (V) 1.8 Output supply voltage (V) 1.8 Input type LVCMOS, XTAL Output type LVCMOS Operating temperature range (°C) -40 to 85 Features Integrated EEPROM, Multiplier or divider, Spread-spectrum clocking (SSC) Rating Catalog
TSSOP (PW) 16 32 mm² 5 x 6.4
  • Member of Programmable Clock Generator Family
    • CDCEx913: 1-PLL, 3 Outputs
    • CDCEx925: 2-PLL, 5 Outputs
    • CDCEx925: 3-PLL, 7 Outputs
    • CDCEx949: 4-PLL, 9 Outputs
  • In-System Programmability and EEPROM
    • Serial Programmable Volatile Register
    • Nonvolatile EEPROM to Store Customer Settings
  • Flexible Input Clocking Concept
    • External Crystal: 8 MHz to 32 MHz
    • On-Chip VCXO: Pull Range ±150 ppm
    • Single-Ended LVCMOS Up to 160 MHz
  • Free Selectable Output Frequency Up to 230  MHz
  • Low-Noise PLL Core
    • PLL Loop Filter Components Integrated
    • Low Period Jitter (Typical 60 ps)
  • Separate Output Supply Pins
    • CDCE925: 3.3 V and 2.5 V
    • CDCEL925: 1.8 V
  • Flexible Clock Driver
    • Three User-Definable Control Inputs [S0/S1/S2], for Example, SSC Selection, Frequency Switching, Output Enable, or Power Down
    • Generates Highly Accurate Clocks for Video, Audio, USB, IEEE1394, RFID, Bluetooth®, WLAN, Ethernet™, and GPS
    • Generates Common Clock Frequencies Used With TI-DaVinci™, OMAP™, DSPs
    • Programmable SSC Modulation
    • Enables 0-PPM Clock Generation
  • 1.8-V Device Power Supply
  • Wide Temperature Range: –40°C to 85°C
  • Packaged in TSSOP
  • Development and Programming Kit for Easy PLL Design and Programming (TI Pro-Clock™)
  • APPLICATIONS
    • D-TVs, STBs, IP-STBs, DVD Players, DVD Recorders, and Printers

All other trademarks are the property of their respective owners
  • Member of Programmable Clock Generator Family
    • CDCEx913: 1-PLL, 3 Outputs
    • CDCEx925: 2-PLL, 5 Outputs
    • CDCEx925: 3-PLL, 7 Outputs
    • CDCEx949: 4-PLL, 9 Outputs
  • In-System Programmability and EEPROM
    • Serial Programmable Volatile Register
    • Nonvolatile EEPROM to Store Customer Settings
  • Flexible Input Clocking Concept
    • External Crystal: 8 MHz to 32 MHz
    • On-Chip VCXO: Pull Range ±150 ppm
    • Single-Ended LVCMOS Up to 160 MHz
  • Free Selectable Output Frequency Up to 230  MHz
  • Low-Noise PLL Core
    • PLL Loop Filter Components Integrated
    • Low Period Jitter (Typical 60 ps)
  • Separate Output Supply Pins
    • CDCE925: 3.3 V and 2.5 V
    • CDCEL925: 1.8 V
  • Flexible Clock Driver
    • Three User-Definable Control Inputs [S0/S1/S2], for Example, SSC Selection, Frequency Switching, Output Enable, or Power Down
    • Generates Highly Accurate Clocks for Video, Audio, USB, IEEE1394, RFID, Bluetooth®, WLAN, Ethernet™, and GPS
    • Generates Common Clock Frequencies Used With TI-DaVinci™, OMAP™, DSPs
    • Programmable SSC Modulation
    • Enables 0-PPM Clock Generation
  • 1.8-V Device Power Supply
  • Wide Temperature Range: –40°C to 85°C
  • Packaged in TSSOP
  • Development and Programming Kit for Easy PLL Design and Programming (TI Pro-Clock™)
  • APPLICATIONS
    • D-TVs, STBs, IP-STBs, DVD Players, DVD Recorders, and Printers

All other trademarks are the property of their respective owners

The CDCE925 and CDCEL925 are modular PLL-based low-cost, high-performance, programmable clock synthesizers, multipliers, and dividers. They generate up to five output clocks from a single input frequency. Each output can be programmed in-system for any clock frequency up to 230 MHz, using up to two independent configurable PLLs.

The CDCEx925 has a separate output supply pin, VDDOUT, which is 1.8 V for CDCEL925 and 2.5 V to 3.3 V for CDCE925.

The input accepts an external crystal or LVCMOS clock signal. In case of a crystal input, an on-chip load capacitor is adequate for most applications. The value of the load capacitor is programmable from 0 to 20 pF. Additionally, an on-chip VCXO is selectable which allows synchronization of the output frequency to an external control signal, that is, PWM signal.

The deep M/N divider ratio allows the generation of zero-ppm audio/video, networking (WLAN, Bluetooth, Ethernet, GPS), or interface (USB, IEEE1394, memory stick) clocks from a 27-MHz reference input frequency, for example.

All PLLs support SSC (spread-spectrum clocking). SSC can be center-spread or down-spread clocking, which is a common technique to reduce electromagnetic interference (EMI).

Based on the PLL frequency and the divider settings, the internal loop filter components are automatically adjusted to achieve high stability and optimized jitter transfer characteristic of each PLL.

The device supports nonvolatile EEPROM programming for easy customization of the device in the application. It is preset to a factory default configuration and can be reprogrammed to a different application configuration before it goes onto the PCB or reprogrammed by in-system programming. All device settings are programmable through the SDA/SCL bus, a 2-wire serial interface.

Three, free programmable control inputs, S0, S1, and S2, can be used to select different frequencies, or change the SSC setting for lowering EMI, or other control features like outputs disable to low, outputs in high-impedance state, power down, PLL bypass, and so forth.

The CDCx925 operates in a 1.8-V environment and in a temperature range of –40°C to 85°C.

The CDCE925 and CDCEL925 are modular PLL-based low-cost, high-performance, programmable clock synthesizers, multipliers, and dividers. They generate up to five output clocks from a single input frequency. Each output can be programmed in-system for any clock frequency up to 230 MHz, using up to two independent configurable PLLs.

The CDCEx925 has a separate output supply pin, VDDOUT, which is 1.8 V for CDCEL925 and 2.5 V to 3.3 V for CDCE925.

The input accepts an external crystal or LVCMOS clock signal. In case of a crystal input, an on-chip load capacitor is adequate for most applications. The value of the load capacitor is programmable from 0 to 20 pF. Additionally, an on-chip VCXO is selectable which allows synchronization of the output frequency to an external control signal, that is, PWM signal.

The deep M/N divider ratio allows the generation of zero-ppm audio/video, networking (WLAN, Bluetooth, Ethernet, GPS), or interface (USB, IEEE1394, memory stick) clocks from a 27-MHz reference input frequency, for example.

All PLLs support SSC (spread-spectrum clocking). SSC can be center-spread or down-spread clocking, which is a common technique to reduce electromagnetic interference (EMI).

Based on the PLL frequency and the divider settings, the internal loop filter components are automatically adjusted to achieve high stability and optimized jitter transfer characteristic of each PLL.

The device supports nonvolatile EEPROM programming for easy customization of the device in the application. It is preset to a factory default configuration and can be reprogrammed to a different application configuration before it goes onto the PCB or reprogrammed by in-system programming. All device settings are programmable through the SDA/SCL bus, a 2-wire serial interface.

Three, free programmable control inputs, S0, S1, and S2, can be used to select different frequencies, or change the SSC setting for lowering EMI, or other control features like outputs disable to low, outputs in high-impedance state, power down, PLL bypass, and so forth.

The CDCx925 operates in a 1.8-V environment and in a temperature range of –40°C to 85°C.
open-in-new 尋找其它 時鐘產生器
下載 觀看有字幕稿的影片 影片

技術文件

star =TI 所選的此產品重要文件
找不到結果。請清除您的搜尋條件，然後再試一次。
檢視所有 10
類型 標題 日期
* Data sheet CDCE(L)925: Flexible Low Power LVCMOS Clock Generator With SSC Support for EMI Reduction datasheet (Rev. I) PDF | HTML 2016年 10月 27日
Application note VCXO Application Guideline for CDCE(L)9xx Family (Rev. A) 2012年 4月 23日
User guide CDCE(L)9XX & CDCEx06 Programming Evaluation Module Manual (Rev. A) 2010年 11月 22日
User guide CDCE(L)9xx Performance Evaluation Module (Rev. A) 2010年 7月 7日
Application note Troubleshooting I2C Bus Protocol 2009年 10月 19日
Application note Usage of I2C for CDCE(L)949, CDCE(L)937, CDCE(L)925, CDCE(L)913 2009年 9月 23日
User guide CDCE(L)9XX & CDCEx06 Programming Evaluation Module Manual 2008年 12月 9日
Application note Generating Low Phase-Noise Clocks for Audio Data Converters from Low Frequency 2008年 3月 31日
Application note Practical consideration on choosing a crystal for CDCE(L)9xx family 2008年 3月 24日
Application note Clocking Recommendations for DM6446 Digital Video EVM with Sngle PLL (Rev. A) 2007年 8月 8日

設計與開發

如需其他條款或必要資源，請按一下下方的任何標題以檢視詳細頁面 (如有)。

開發板

CDCE925PERF-EVM — CDCE925 性能評估模組

The CDCE925Perf-Evaluation Module allows the verification of the functionality and performance of CDCE925 and CDCEL925 with the options of crystal and 1.8 V LVCMOS inputs. The outputs can be connected to the Oscilloscope directly with SMA cables.

使用指南: PDF
TI.com 無法提供
開發板

CDCEL925PERF-EVM — CDCEL925 性能評估模組

The CDCEl925PERF-Evaluation Module will help to verify the functionality and performance of CDCEL925 with the options of crystal and 1.8 V LVCMOS inputs. The outputs can be connected to the Oscilloscope directly with SMA cables. The below information/items can be included: The EVM use's guide: (...)

使用指南: PDF
TI.com 無法提供
開發板

CDCEL9XXPROGEVM — CDCE(L)949 系列 EEPROM 程式設計基板

The clock generator CDCE(L)949 family has integrated EEPROM that allows the default frequency settings to be saved upon start up. CDCEL9XXPROGEVM is a programming board that allows a fast programming of prototyping samples or small production quantities. It applies to all 8 devices in the family: (...)

使用指南: PDF
TI.com 無法提供
開發板

EVMX777BG-01-00-00 — J6Entry、RSP 和 TDA2E-17 CPU 板評估模組

J6Entry, RSP and TDA2E-17 CPU Board EVM is an evaluation platform designed to speed up development efforts and reduce time to market for Infotainment  reconfigurable Digital Cluster or Integrated Digital Cockpit and ADAS applications. The CPU board integrates key peripherals such as parallel (...)
造訪合作夥伴網站
開發板

EVMX777G-01-20-00 — J6Entry/RSP 車載資訊娛樂系統 (CPU+顯示器+JAMR3) 評估模組

The J6Entry/RSP EVM is an evaluation platform designed to speed up development efforts and reduce time to market for applications such as Infotainment, reconfigurable Digital Cluster or Integrated Digital Cockpit.

The main CPU board integrates these key peripherals such as Ethernet or HDMI, while (...)

造訪合作夥伴網站
驅動程式或資料庫

SCAC131 — Drivers for the CDCEL9xx programmer EVM

支援產品和硬體

支援產品和硬體

產品
時鐘產生器
CDCE913 — 具 2.5-V 或 3.3-V LVCMOS 輸出的可編程 1-PLL VCXO 時脈合成器 CDCE925 — 具 2.5-V 或 3.3-V LVCMOS 輸出的可編程 2-PLL VCXO 時脈合成器 CDCE937 — 具 2.5-V 或 3.3-V LVCMOS 輸出的可編程 3-PLL VCXO 時脈合成器 CDCE949 — 具 2.5-V 或 3.3-V LVCMOS 輸出的可編程 4-PLL VCXO 時脈合成器 CDCEL913 — 具 1.8-V LVCMOS 輸出的可編程 1-PLL VCXO 時脈合成器 CDCEL925 — 具 1.8-V LVCMOS 輸出的可編程 2-PLL VCXO 時脈合成器 CDCEL937 — 具 1.8-V LVCMOS 輸出的可編程 3-PLL VCXO 時脈合成器 CDCEL949 — 具 1.8-V LVCMOS 輸出的可編程 4-PLL VCXO 時脈合成器
硬體開發
開發板
CDCE906-706PROGEVM — CDCE906 和 CDCE706 可編程 EVM CDCE925PERF-EVM — CDCE925 性能評估模組 CDCE949PERF-EVM — CDCE949 性能評估模組 CDCEL913PERF-EVM — CDCEL913 性能評估模組 CDCEL925PERF-EVM — CDCEL925 性能評估模組 CDCEL949PERF-EVM — CDCEL949 性能評估模組
下載
支援軟體

CLOCKPRO — ClockPro Software

TI's ClockPro software allows users to program/configure the following devices in a friendly GUI interface:

  • CDCE949
  • CDCE937
  • CDCE925
  • CDCE913
  • CDCE906
  • CDCE706
  • CDCEL949
  • CDCEL937
  • CDCEL925
  • CDCEL913

It is intended to be used with the evaluation modules of the above devices.

支援產品和硬體

支援產品和硬體

產品
時鐘產生器
CDCE706 — 300-MHz、LVCMOS、可編程的 3-PLL 時脈合成器/倍頻器/分頻器 CDCE906 — 167-MHz、LVCMOS、可編程的 3-PLL 時脈合成器/倍頻器/分頻器 CDCE913 — 具 2.5-V 或 3.3-V LVCMOS 輸出的可編程 1-PLL VCXO 時脈合成器 CDCE925 — 具 2.5-V 或 3.3-V LVCMOS 輸出的可編程 2-PLL VCXO 時脈合成器 CDCE937 — 具 2.5-V 或 3.3-V LVCMOS 輸出的可編程 3-PLL VCXO 時脈合成器 CDCE949 — 具 2.5-V 或 3.3-V LVCMOS 輸出的可編程 4-PLL VCXO 時脈合成器 CDCEL913 — 具 1.8-V LVCMOS 輸出的可編程 1-PLL VCXO 時脈合成器 CDCEL925 — 具 1.8-V LVCMOS 輸出的可編程 2-PLL VCXO 時脈合成器 CDCEL937 — 具 1.8-V LVCMOS 輸出的可編程 3-PLL VCXO 時脈合成器 CDCEL949 — 具 1.8-V LVCMOS 輸出的可編程 4-PLL VCXO 時脈合成器
硬體開發
開發板
CDCE906-706PROGEVM — CDCE906 和 CDCE706 可編程 EVM CDCE913PERF-EVM — CDCE913 性能評估模組 CDCE925PERF-EVM — CDCE925 性能評估模組 CDCE949PERF-EVM — CDCE949 性能評估模組 CDCEL913PERF-EVM — CDCEL913 性能評估模組 CDCEL925PERF-EVM — CDCEL925 性能評估模組 CDCEL949PERF-EVM — CDCEL949 性能評估模組 CDCEL9XXPROGEVM — CDCE(L)949 系列 EEPROM 程式設計基板
軟體
軟體程式設計工具
CLOCKPRO — ClockPro™ 程式設計軟體
下載
支援軟體

SCAC073 — TI-Pro-Clock Programming Software

支援產品和硬體

支援產品和硬體

產品
時鐘產生器
CDC706 — 200-MHz、LVCMOS、客製編程的 3-PLL 時脈合成器、倍頻器和分頻器 CDC906 — 167-MHz、LVCMOS、客製編程的 3-PLL 時脈合成器、倍頻器和分頻器 CDCE706 — 300-MHz、LVCMOS、可編程的 3-PLL 時脈合成器/倍頻器/分頻器 CDCE906 — 167-MHz、LVCMOS、可編程的 3-PLL 時脈合成器/倍頻器/分頻器 CDCE913 — 具 2.5-V 或 3.3-V LVCMOS 輸出的可編程 1-PLL VCXO 時脈合成器 CDCE925 — 具 2.5-V 或 3.3-V LVCMOS 輸出的可編程 2-PLL VCXO 時脈合成器 CDCE937 — 具 2.5-V 或 3.3-V LVCMOS 輸出的可編程 3-PLL VCXO 時脈合成器 CDCE949 — 具 2.5-V 或 3.3-V LVCMOS 輸出的可編程 4-PLL VCXO 時脈合成器 CDCEL913 — 具 1.8-V LVCMOS 輸出的可編程 1-PLL VCXO 時脈合成器 CDCEL925 — 具 1.8-V LVCMOS 輸出的可編程 2-PLL VCXO 時脈合成器 CDCEL937 — 具 1.8-V LVCMOS 輸出的可編程 3-PLL VCXO 時脈合成器 CDCEL949 — 具 1.8-V LVCMOS 輸出的可編程 4-PLL VCXO 時脈合成器
下載
設計工具

CLOCK-TREE-ARCHITECT — 時鐘樹架構程式設計軟體

Clock tree architect is a clock tree synthesis tool that streamlines your design process by generating clock tree solutions based on your system requirements. The tool pulls data from an extensive database of clocking products to generate a system-level multi-chip clocking solution.
立即進行設計
模擬工具

PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
要求
封裝 引腳 下載
TSSOP (PW) 16 檢視選項
適用 TI 的評估品項標準條款與條件。

訂購與品質

內含資訊：
  • RoHS
  • REACH
  • 產品標記
  • 鉛塗層/球物料
  • MSL 等級/回焊峰值
  • MTBF/FIT 估算值
  • 材料內容
  • 資格摘要
  • 進行中可靠性監測
內含資訊：
  • 晶圓廠位置
  • 組裝地點

建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

以英文檢視所有論壇主題

內容係由 TI 和社群貢獻者依「現狀」提供，且不構成 TI 規範。檢視使用條款。

若有關於品質、封裝或訂購 TI 產品的問題，請參閱 TI 支援。​​​​​​​​​​​​​​

影片