現在提供此產品的更新版本

open-in-new 比較替代產品
具備升級功能,可直接投入使用替代所比較的裝置。
SN74AXC2T245 現行 具有可配置電壓轉換和 3 態輸出的雙位元、2-DIR 針腳雙電源供電匯流排收發器 Pin-to-pin upgrade with a wider voltage range and improved performance

產品詳細資料

Bits (#) 2 Data rate (max) (Mbps) 500 Topology Push-Pull Direction control (typ) Direction-controlled Vin (min) (V) 1.2 Vin (max) (V) 3.6 Vout (min) (V) 1.2 Vout (max) (V) 3.6 Applications JTAG Features Output enable, Overvoltage tolerant inputs, Partial power down (Ioff) Technology family AVC Supply current (max) (mA) 0.016 Rating Catalog Operating temperature range (°C) -40 to 85
Bits (#) 2 Data rate (max) (Mbps) 500 Topology Push-Pull Direction control (typ) Direction-controlled Vin (min) (V) 1.2 Vin (max) (V) 3.6 Vout (min) (V) 1.2 Vout (max) (V) 3.6 Applications JTAG Features Output enable, Overvoltage tolerant inputs, Partial power down (Ioff) Technology family AVC Supply current (max) (mA) 0.016 Rating Catalog Operating temperature range (°C) -40 to 85
UQFN (RSW) 10 2.52 mm² (1.8 mm × 1.4 mm)
  • Each Channel Has Independent Direction Control
  • Control Inputs VIH/VIL Levels Are Referenced to VCCA Voltage
  • Fully Configurable Dual-Rail Design Allows Each Port to Operate Over the Full 1.2V to 3.6V Power-Supply Range
  • I/Os Are 4.6V Tolerant
  • Ioff Supports Partial-Power-Down Mode Operation
  • VCC Isolation Feature - If Either VCC Input is at GND, Both Ports are in High-Impedance State
  • Typical Data Rates
    • 500Mbps (1.8V to 3.3V Level-Shifting)
    • 320Mbps (<1.8V to 3.3V Level-Shifting)
    • 320Mbps (Translate to 2.5V or 1.8V)
    • 280Mbps (Translate to 1.5V)
    • 240Mbps (Translate to 1.2V)
  • Latch-Up Performance Exceeds 100mA Per JESD 78, Class II
  • ESD Protection Exceeds JESD 22
    • 5000V Human-Body Model (A114-A)
    • 200V Machine Model (A115-A)
    • 1500V Charged-Device Model (C101)
  • Each Channel Has Independent Direction Control
  • Control Inputs VIH/VIL Levels Are Referenced to VCCA Voltage
  • Fully Configurable Dual-Rail Design Allows Each Port to Operate Over the Full 1.2V to 3.6V Power-Supply Range
  • I/Os Are 4.6V Tolerant
  • Ioff Supports Partial-Power-Down Mode Operation
  • VCC Isolation Feature - If Either VCC Input is at GND, Both Ports are in High-Impedance State
  • Typical Data Rates
    • 500Mbps (1.8V to 3.3V Level-Shifting)
    • 320Mbps (<1.8V to 3.3V Level-Shifting)
    • 320Mbps (Translate to 2.5V or 1.8V)
    • 280Mbps (Translate to 1.5V)
    • 240Mbps (Translate to 1.2V)
  • Latch-Up Performance Exceeds 100mA Per JESD 78, Class II
  • ESD Protection Exceeds JESD 22
    • 5000V Human-Body Model (A114-A)
    • 200V Machine Model (A115-A)
    • 1500V Charged-Device Model (C101)

This dual-bit noninverting bus transceiver uses two separate configurable power-supply rails. The A port is designed to track VCCA. VCCA accepts any supply voltage from 1.2V to 3.6V. The B port is designed to track VCCB. VCCB accepts any supply voltage from 1.2V to 3.6V. This allows for universal low-voltage bidirectional translation between any of the 1.2V, 1.5V, 1.8V, 2.5V, and 3.3V voltage nodes.

The SN74AVC2T245 is designed for asynchronous communication between two data buses. The logic levels of the direction-control (DIR) input and the output-enable ( OE) activate either the B-port outputs or the A-port outputs or place both output ports into the high-impedance mode . The device transmits data from the A bus to the B bus when the B-port outputs are activated and from the B bus to the A bus when the A-port outputs are activated. The input circuitry on both A and B ports always is active and must have a logic HIGH or LOW level applied to prevent excess ICC and ICCZ.

The SN74AVC2T245 control pins (DIR1, DIR2, and OE) are supplied by VCCA.

This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

The VCC isolation feature ensures that if either VCC input is at GND, both ports are in the high-impedance state.

To ensure the high-impedance state during power up or power down, OE must be connected to VCC through a pull-up resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

This dual-bit noninverting bus transceiver uses two separate configurable power-supply rails. The A port is designed to track VCCA. VCCA accepts any supply voltage from 1.2V to 3.6V. The B port is designed to track VCCB. VCCB accepts any supply voltage from 1.2V to 3.6V. This allows for universal low-voltage bidirectional translation between any of the 1.2V, 1.5V, 1.8V, 2.5V, and 3.3V voltage nodes.

The SN74AVC2T245 is designed for asynchronous communication between two data buses. The logic levels of the direction-control (DIR) input and the output-enable ( OE) activate either the B-port outputs or the A-port outputs or place both output ports into the high-impedance mode . The device transmits data from the A bus to the B bus when the B-port outputs are activated and from the B bus to the A bus when the A-port outputs are activated. The input circuitry on both A and B ports always is active and must have a logic HIGH or LOW level applied to prevent excess ICC and ICCZ.

The SN74AVC2T245 control pins (DIR1, DIR2, and OE) are supplied by VCCA.

This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

The VCC isolation feature ensures that if either VCC input is at GND, both ports are in the high-impedance state.

To ensure the high-impedance state during power up or power down, OE must be connected to VCC through a pull-up resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

下載 觀看有字幕稿的影片 影片

設計與開發

如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。

開發板

AXC2T-SMALLPKGEVM — 適用於 DTM 和 RSW 封裝產品的 AXC2T 小型封裝評估模組

此 EVM 設計旨在支援 DIR 控制雙向裝置 AXC 和 LVC 系列的 DTM 和 RSW 封裝。AXC 和 AVC 裝置屬於低電壓方向控制轉換系列,操作電壓範圍為 0.65V 至 3.6V (AXC),驅動強度 12mA 時為 1.2 至 3.6 (AVC)。
使用指南: PDF
支援產品和硬體
有庫存
限制:
??asset.out-of-stock-ti_zh_TW??
無法提供
開發套件

EVMK2GX — 66AK2Gx 1GHz 評估模組

EVMK2GX(亦稱為「K2G」)1GHz 評估模組 (EVM) 可讓開發人員立即開始評估 66AK2Gx 處理器系列,並加快音訊、工業馬達控制、智慧電網保護和其他高可靠性,即時運算密集應用的開發速度。66AK2Gx 與現有的 KeyStone 式 SoC 裝置類似,可讓 DSP 與 Arm® 核心控制系統中的所有記憶體和週邊設備。此架構有助於實現最大軟體彈性以及以 DSP 或 Arm 為中心的系統設計。

此 EVM 受 Linux 和 TI-RTOS 作業系統的處理器 SDK 支援,並具備 USB、PCIe 與 Gigabit 乙太網路等關鍵週邊設備。它包括電路板管理控制器、SD (...)

支援產品和硬體
有庫存
限制:
??asset.out-of-stock-ti_zh_TW??
無法提供
模擬型號

HSPICE Model for SN74AVC2T245

SCEM533.ZIP (102 KB) - HSpice 模型
支援產品和硬體
模擬型號

SN74AVC2T245 IBIS Model

SCEM532.ZIP (64 KB) - IBIS 模型
支援產品和硬體
參考設計

TIDA-00403 — 使用 TLV320AIC3268 miniDSP 轉碼器的超音波距離量測參考設計

TIDA-00403 參考設計使用針對超音波距離量測解決方案的現成 EVM,該解決方案使用 TLV320AIC3268 miniDSP 中的演算法。與 TI 的 PurePath Studio 設計套件搭配使用,只需按滑鼠即可設計穩固且使用者可配置的超音波距離量測系統。使用者可修改超音波突衝產生特性和偵測演算法,以配合工業和測量應用的特定使用案例,讓使用者能夠克服其他固定功能感測器的限制,同時提高量測可靠性。TLV320AIC3268 上的兩個 GPIO 會自動觸發,表示發射與接收的超音波突衝。透過監控這些 GPIO 的主機 MCU,即可擷取飛行時間。

支援產品和硬體
參考設計

TIDEP0050 — EnDat 2.2 系統參考設計

此參考設計以位置或旋轉編碼器的 HEIDENHAIN EnDat 2.2 標準為基礎,實作 EnDat 2.2 主通訊協定堆疊和硬體介面。此設計由 EnDat 2.2 主通訊協定堆疊、使用 RS-485 收發器的半雙工通訊,以及在 Sitara AM437x 工業開發套件上實作的線路終端所組成。  此設計經過完整測試,符合 HEIDENHAIN EnDat 2.2 標準。除了 EnDat 位置回饋外,AM437x IDK 還可支援工業通訊和馬達驅動,如 AM437x 單晶片馬達控制設計指南中所述。

支援產品和硬體
封裝 針腳 CAD 符號、佔位空間與 3D 模型
UQFN (RSW) 10 Ultra Librarian

訂購與品質

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

內容係由 TI 和社群貢獻者依「現狀」提供,且不構成 TI 規範。檢視使用條款

若有關於品質、封裝或訂購 TI 產品的問題,請參閱 TI 支援。​​​​​​​​​​​​​​

影片