產品詳細資料

Technology family LV1T Applications GPIO, I2S, UART Bits (#) 1 Configuration 1 Ch A to B 0 Ch B to A High input voltage (min) (V) 1 High input voltage (max) (V) 5.5 Vout (min) (V) 339559 Vout (max) (V) 5.5 Data rate (max) (Mbps) 100 IOH (max) (mA) -8 IOL (max) (mA) -8 Supply current (max) (µA) 5.5 Features 4.2, 4.64 Input type TTL-Compatible CMOS Output type Balanced CMOS, Push-Pull Rating Catalog Operating temperature range (°C) -40 to 125
Technology family LV1T Applications GPIO, I2S, UART Bits (#) 1 Configuration 1 Ch A to B 0 Ch B to A High input voltage (min) (V) 1 High input voltage (max) (V) 5.5 Vout (min) (V) 339559 Vout (max) (V) 5.5 Data rate (max) (Mbps) 100 IOH (max) (mA) -8 IOL (max) (mA) -8 Supply current (max) (µA) 5.5 Features 4.2, 4.64 Input type TTL-Compatible CMOS Output type Balanced CMOS, Push-Pull Rating Catalog Operating temperature range (°C) -40 to 125
SOT-23 (DBV) 5 8.12 mm² 2.9 x 2.8 SOT-SC70 (DCK) 5 4.2 mm² 2 x 2.1
  • Single-supply voltage translator at 5.0V, 3.3V, 2.5V, and 1.8V VCC
  • Operating range of 1.8V to 5.5V
  • Up translation:
    • 1.2V(1) to 1.8V at 1.8V VCC
    • 1.5V(1) to 2.5V at 2.5V VCC
    • 1.8V(1) to 3.3V at 3.3V VCC
    • 3.3V to 5.0V at 5.0V VCC
  • Down translation:
    • 3.3V to 1.8V at 1.8V VCC
    • 3.3V to 2.5V at 2.5V VCC
    • 5.0V to 3.3V at 3.3V VCC
  • Logic output is referenced to VCC
  • Output drive:
    • 8mA output drive at 5V
    • 7mA output drive at 3.3V
    • 3mA output drive at 1.8V
  • Characterized up to 50MHz at 3.3V VCC
  • 5V tolerance on input pins
  • –40°C to +125°C operating temperature range
  • Pb-free packages available: SC-70 (DCK)
    • 2 × 2.1 × 0.65mm (Height 1.10mm)
  • Latch-up performance exceeds 250mA per JESD 17
  • Supports standard logic pinouts
  • CMOS output B compatible with AUP1G and LVC1G families (1)

(1)See the VIH/VIL and output drive for lower VCC condition.

  • Single-supply voltage translator at 5.0V, 3.3V, 2.5V, and 1.8V VCC
  • Operating range of 1.8V to 5.5V
  • Up translation:
    • 1.2V(1) to 1.8V at 1.8V VCC
    • 1.5V(1) to 2.5V at 2.5V VCC
    • 1.8V(1) to 3.3V at 3.3V VCC
    • 3.3V to 5.0V at 5.0V VCC
  • Down translation:
    • 3.3V to 1.8V at 1.8V VCC
    • 3.3V to 2.5V at 2.5V VCC
    • 5.0V to 3.3V at 3.3V VCC
  • Logic output is referenced to VCC
  • Output drive:
    • 8mA output drive at 5V
    • 7mA output drive at 3.3V
    • 3mA output drive at 1.8V
  • Characterized up to 50MHz at 3.3V VCC
  • 5V tolerance on input pins
  • –40°C to +125°C operating temperature range
  • Pb-free packages available: SC-70 (DCK)
    • 2 × 2.1 × 0.65mm (Height 1.10mm)
  • Latch-up performance exceeds 250mA per JESD 17
  • Supports standard logic pinouts
  • CMOS output B compatible with AUP1G and LVC1G families (1)

(1)See the VIH/VIL and output drive for lower VCC condition.

The SN74LV1T04 is a single NOT gate with reduced input thresholds to support voltage translation applications.

The SN74LV1T04 is a single NOT gate with reduced input thresholds to support voltage translation applications.

下載 觀看有字幕稿的影片 影片

您可能會感興趣的類似產品

open-in-new 比較替代產品
可直接投入的替代產品,相較於所比較的裝置,具備升級功能
SN74LV1T04-Q1 現行 車用單電源供應逆變器閘邏輯位準移位器 Automotive qualified

技術文件

star =TI 所選的此產品重要文件
找不到結果。請清除您的搜尋條件,然後再試一次。
檢視所有 9
類型 標題 日期
* Data sheet SN74LV1T04 Single Power Supply Inverter Gate CMOS Logic Level Shifter datasheet (Rev. E) PDF | HTML 2024年 5月 10日
Application note Schematic Checklist - A Guide to Designing With Fixed or Direction Control Translators PDF | HTML 2024年 10月 2日
Application note Schematic Checklist - A Guide to Designing with Auto-Bidirectional Translators PDF | HTML 2024年 7月 12日
Application note Understanding Transient Drive Strength vs. DC Drive Strength in Level-Shifters (Rev. A) PDF | HTML 2024年 7月 3日
Application brief Enabling Modular PLC System Designs with Single-Supply Level Translation PDF | HTML 2024年 4月 16日
Application note LV1T Family of single supply translators (Rev. B) PDF | HTML 2022年 12月 16日
Selection guide Voltage Translation Buying Guide (Rev. A) 2021年 4月 15日
Application note Voltage Translation Between 3.3-V, 2.5-V, 1.8-V, and 1.5-V Logic Standards (Rev. B) 2015年 4月 30日
Application note Selecting the Right Level Translation Solution (Rev. A) 2004年 6月 22日

設計與開發

如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。

開發板

5-8-LOGIC-EVM — 適用於 5 針腳至 8 針腳 DCK、DCT、DCU、DRL 和 DBV 封裝的通用邏輯評估模組

靈活的 EVM 旨在支援任何針腳數為 5 至 8 支且採用 DCK、DCT、DCU、DRL 或 DBV 封裝的裝置。
使用指南: PDF
TI.com 無法提供
模擬型號

SN74LV1T04 Behavioral SPICE Model

SCLM186.ZIP (7 KB) - PSpice Model
模擬型號

SN74LV1T04 IBIS Model (Rev. A)

SCLM104A.ZIP (43 KB) - IBIS Model
參考設計

TIDA-01555 — 彈性介面 (PRU-ICSS) 參考設計,適用於使用多個 ADC 的同步、同調的 DAQ

This reference design showcases an interface implementation for connecting multiple high voltage bipolar input, 8-channel, mux-input SAR ADCs (6) with the Sitara Arm processors for expanding the number of input channels using Programmable Real-time Unit (PRU-ICSS). ADCs are configured for (...)
Design guide: PDF
電路圖: PDF
參考設計

TIDA-00554 — 具有 Bluetooth 連線且適用於可攜式化學分析的 DLP 超行動 NIR 光譜儀

The ultra-mobile near-infrared (NIR) spectrometer reference design utilizes Texas Instruments' DLP technology in conjunction with a single-element InGaAs detector to deliver high performance measurements in a portable form factor that is more affordable than architectures using an expensive InGaAs (...)
Design guide: PDF
電路圖: PDF
參考設計

PMP22270 — 可調整輸出電壓、200-W SEPIC 電源供應參考設計

This 200-W SEPIC converter reference design supplies a non-isolated adjustable 5-V to 200-V output voltage with a maximum output current of 4 A. Output voltage is set using a 0% to 100% duty-cycle, pulse-width-modulation (PWM) input.
Test report: PDF
電路圖: PDF
參考設計

PMP21697 — 適用於汽用音訊放大器的可變電壓電源轉換器 5-35-V 300-W 峰值參考設計

This reference design provides a variable output power for audio amplifiers from 5 V to 35 V controllable by a Pulse Width Modulator signal. The output power capability of 75 W RMS and 300 W peak is suitable for high power automotive audio amplifiers. Conversion is 4-switch Buck-Boost for greater (...)
Test report: PDF
電路圖: PDF
參考設計

PMP30666 — 適用於企業系統的 PWM 輸出電壓調整參考設計

This reference design shows a buck converter with adjustable output voltage using the TLV62569. The voltage can be adjusted with a PWM signal scaling an output voltage from 2.5 V through 4.3 V. The output voltage adjustment is achieved with a PWM signal in this reference design at a frequency of (...)
Test report: PDF
電路圖: PDF
參考設計

TIDA-00580 — 通過車規認證的 16 位元旋轉相位差編碼器參考設計

People prefer to use knobs over touchscreens in many situations.  This solution minimizes the required connections to a microcontroller to monitor a rotary quadrature encoder's direction and distance of rotation.
Design guide: PDF
電路圖: PDF
封裝 針腳 CAD 符號、佔位空間與 3D 模型
SOT-23 (DBV) 5 Ultra Librarian
SOT-SC70 (DCK) 5 Ultra Librarian

訂購與品質

內含資訊:
  • RoHS
  • REACH
  • 產品標記
  • 鉛塗層/球物料
  • MSL 等級/回焊峰值
  • MTBF/FIT 估算值
  • 材料內容
  • 認證摘要
  • 進行中持續性的可靠性監測
內含資訊:
  • 晶圓廠位置
  • 組裝地點

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

內容係由 TI 和社群貢獻者依「現狀」提供,且不構成 TI 規範。檢視使用條款

若有關於品質、封裝或訂購 TI 產品的問題,請參閱 TI 支援。​​​​​​​​​​​​​​

影片