THS4221

現行

單路和雙路 (THS4222)、低失真高速軌至軌輸出運算放大器

產品詳細資料

Architecture Voltage FB Number of channels 1 Total supply voltage (+5 V = 5, ±5 V = 10) (min) (V) 2.7 Total supply voltage (+5 V = 5, ±5 V = 10) (max) (V) 15 GBW (typ) (MHz) 230 BW at Acl (MHz) 230 Acl, min spec gain (V/V) 1 Slew rate (typ) (V/µs) 990 Vn at flatband (typ) (nV√Hz) 13 Vn at 1 kHz (typ) (nV√Hz) 13 Iq per channel (typ) (mA) 14 Vos (offset voltage at 25°C) (max) (mV) 10 Rail-to-rail No Rating Catalog Operating temperature range (°C) -40 to 85 CMRR (typ) (dB) 94 Input bias current (max) (pA) 3000000 Offset drift (typ) (µV/°C) 20 Iout (typ) (mA) 100 2nd harmonic (dBc) 92 3rd harmonic (dBc) 96 Frequency of harmonic distortion measurement (MHz) 1
Architecture Voltage FB Number of channels 1 Total supply voltage (+5 V = 5, ±5 V = 10) (min) (V) 2.7 Total supply voltage (+5 V = 5, ±5 V = 10) (max) (V) 15 GBW (typ) (MHz) 230 BW at Acl (MHz) 230 Acl, min spec gain (V/V) 1 Slew rate (typ) (V/µs) 990 Vn at flatband (typ) (nV√Hz) 13 Vn at 1 kHz (typ) (nV√Hz) 13 Iq per channel (typ) (mA) 14 Vos (offset voltage at 25°C) (max) (mV) 10 Rail-to-rail No Rating Catalog Operating temperature range (°C) -40 to 85 CMRR (typ) (dB) 94 Input bias current (max) (pA) 3000000 Offset drift (typ) (µV/°C) 20 Iout (typ) (mA) 100 2nd harmonic (dBc) 92 3rd harmonic (dBc) 96 Frequency of harmonic distortion measurement (MHz) 1
HVSSOP (DGN) 8 14.7 mm² 3 x 4.9 SOIC (D) 8 29.4 mm² 4.9 x 6 SOT-23 (DBV) 5 8.12 mm² 2.9 x 2.8 VSSOP (DGK) 8 14.7 mm² 3 x 4.9
  • Rail-to-Rail Output Swing
    • VO = –4.8/4.8 (RL = 2 k)
  • High Speed
    • 230 MHz Bandwidth (–3 dB, G= 1)
    • 975 V/µs Slew Rate
  • Ultra-Low Distortion
    • HD2 = –90 dBc (f = 5 MHz, RL = 499)
    • HD3 = –100 dBc (f = 5 MHz, RL = 499)
  • High Output Drive, IO = 100 mA (typ)
  • Excellent Video Performance
    • 40 MHz Bandwidth (0.1 dB, G = 2)
    • 0.007% Differential Gain
    • 0.007° Differential Phase
  • Wide Range of Power Supplies
    • VS = 3 V to 15 V
  • Power-Down Mode (THS4225/6)
  • Evaluation Module Available
  • APPLICATIONS
    • Low-Voltage Analog-to-Digital Converter Preamplifier
    • Active Filtering
    • Video Applications

  • Rail-to-Rail Output Swing
    • VO = –4.8/4.8 (RL = 2 k)
  • High Speed
    • 230 MHz Bandwidth (–3 dB, G= 1)
    • 975 V/µs Slew Rate
  • Ultra-Low Distortion
    • HD2 = –90 dBc (f = 5 MHz, RL = 499)
    • HD3 = –100 dBc (f = 5 MHz, RL = 499)
  • High Output Drive, IO = 100 mA (typ)
  • Excellent Video Performance
    • 40 MHz Bandwidth (0.1 dB, G = 2)
    • 0.007% Differential Gain
    • 0.007° Differential Phase
  • Wide Range of Power Supplies
    • VS = 3 V to 15 V
  • Power-Down Mode (THS4225/6)
  • Evaluation Module Available
  • APPLICATIONS
    • Low-Voltage Analog-to-Digital Converter Preamplifier
    • Active Filtering
    • Video Applications

The THS4222 family is a set of rail-to-rail output single, dual, and triple low-voltage, high-output swing, low-distortion high-speed amplifiers ideal for driving data converters, video switching or low distortion applications. This family of voltage feedback amplifiers can operate from a single 15-V power supply down to a single 3-V power supply while consuming only 14 mA of quiescent current per channel. In addition, the family offers excellent ac performance with 230-MHz bandwidth, 975-V/µs slew rate and harmonic distortion (THD) at –90 dBc at 5 MHz.

The THS4222 family is a set of rail-to-rail output single, dual, and triple low-voltage, high-output swing, low-distortion high-speed amplifiers ideal for driving data converters, video switching or low distortion applications. This family of voltage feedback amplifiers can operate from a single 15-V power supply down to a single 3-V power supply while consuming only 14 mA of quiescent current per channel. In addition, the family offers excellent ac performance with 230-MHz bandwidth, 975-V/µs slew rate and harmonic distortion (THD) at –90 dBc at 5 MHz.

下載 觀看有字幕稿的影片 影片

您可能會感興趣的類似產品

open-in-new 比較替代產品
引腳對引腳的功能與所比較的產品相同
OPA690 現行 具有停用功能的寬頻電壓回饋運算放大器 Higher bandwidth (500 MHz), faster slew rate (1800 V/µs), lower noise (5.5 nV/rtHz), lower power consumption (5.5 mA) and lower voltage offset (4 mV)

技術文件

star =TI 所選的此產品重要文件
找不到結果。請清除您的搜尋條件,然後再試一次。
檢視所有 4
類型 標題 日期
* Data sheet Low-Distortion High-Speed Rail-to-Rail Output Operational Amplifiers datasheet (Rev. G) 2004年 1月 21日
E-book The Signal e-book: A compendium of blog posts on op amp design topics 2017年 3月 28日
Application note Noise Analysis for High Speed Op Amps (Rev. A) 2005年 1月 17日
EVM User's guide THS4221, THS4225 EVM User's Guide 2003年 4月 15日

設計與開發

如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。

開發板

DEM-OPA-MSOP-2A — 適用於 MSOP-8 封裝的二路運算放大器評估模組

The DEM-OPA-MSOP-2A demonstration fixture helps designers evaluate the operation and performance of TI's dual, high speed, wideband operational amplifiers. This unpopulated PC board is compatible with products offered in the 8-lead MSOP (DGK) package.
 
For more information on these types of op amps, (...)
使用指南: PDF
TI.com 無法提供
開發板

DEM-OPA-SO-2A — 適用於 SO-8 封裝的二路運算放大器評估模組

The DEM-OPA-SO-2A demonstration evaluation module helps designers evaluate the operation and performance of TI dual-channel, high-speed, wideband operational amplifiers. This unpopulated printed-circuit board (PCB) is compatible with products offered in the 8-lead SOIC (D) package.

For more (...)

使用指南: PDF
TI.com 無法提供
模擬型號

THS4221 PSpice Model

SLOJ161.ZIP (5 KB) - PSpice Model
計算工具

ANALOG-ENGINEER-CALC — 類比工程師計算機

The Analog Engineer’s Calculator is designed to speed up many of the repetitive calculations that analog circuit design engineers use on a regular basis. This PC-based tool provides a graphical interface with a list of various common calculations ranging from setting op-amp gain with feedback (...)
計算工具

VOLT-DIVIDER-CALC — Voltage divider calculation tool

The voltage divider calculation tool (VOLT-DIVIDER-CALC) quickly determines a set of resistors for a voltage divider. This KnowledgeBase JavaScript utility can be used to find a set of resistors for a voltage divider to achieve the desired output voltage. VOLT-DIVIDER-CALC can also be used to (...)
模擬工具

PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
模擬工具

TINA-TI — 基於 SPICE 的類比模擬程式

TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)
使用指南: PDF
封裝 引腳 下載
HVSSOP (DGN) 8 檢視選項
SOIC (D) 8 檢視選項
SOT-23 (DBV) 5 檢視選項
VSSOP (DGK) 8 檢視選項

訂購與品質

內含資訊:
  • RoHS
  • REACH
  • 產品標記
  • 鉛塗層/球物料
  • MSL 等級/回焊峰值
  • MTBF/FIT 估算值
  • 材料內容
  • 資格摘要
  • 進行中可靠性監測
內含資訊:
  • 晶圓廠位置
  • 組裝地點

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

內容係由 TI 和社群貢獻者依「現狀」提供,且不構成 TI 規範。檢視使用條款

若有關於品質、封裝或訂購 TI 產品的問題,請參閱 TI 支援。​​​​​​​​​​​​​​

影片