SLASEG6B May 2018 – June 2020 TAS3251
TAS3251 has fast reacting current sensors with a programmable trip threshold (OC threshold) on all high-side and low-side FETs. To prevent output current from increasing beyond the programmed threshold, TAS3251 has the option of either limiting the output current for each switching cycle (Cycle By Cycle Current Control, CB3C) or to perform an immediate shutdown of the output in case of excess output current (Latching Shutdown). CB3C prevents premature shutdown due to high output current transients caused by high level music transients and a drop of real speaker’s load impedance, and allows the output current to be limited to a maximum programmed level. If the maximum output current persists, i.e. the power stage being overloaded with too low load impedance, the device will shut down the affected output channel and the affected output is put in a high-impedance (Hi- Z) state until a RESET cycle is initiated. CB3C works individually for each half bridge output. If an over current event is triggered, CB3C performs a state flip of the half bridge output that is cleared upon beginning of next PWM frame.
During CB3C an over load counter increments for each over current event and decrease for each non-over current PWM cycle. This allows full amplitude transients into a low speaker impedance without a shutdown protection action. In the event of a short circuit condition, the over current protection limits the output current by the CB3C operation and eventually shut down the affected output if the overload counter reaches its maximum value. If a latched OC operation is required such that the device shuts down the affected output immediately upon first detected over current event, this protection mode should be selected. The over current threshold and mode (CB3C or Latched OC) is programmed by the OC_ADJ resistor value. The OC_ADJ resistor needs to be within its intentional value range for either CB3C operation or Latched OC operation.
OC_ADJ values outside specified value range for either CB3C or latched OC operation will result in minimum OC threshold.
|OC_ADJ Resistor Value||Protection Mode||OC Threshold|
|22 kΩ||CB3C||16.3 A|
|24 kΩ||CB3C||15.1 A|
|27 kΩ||CB3C||13.5 A|
|30 kΩ||CB3C||12.3 A|
|47 kΩ||Latched OC||16.3 A|
|51 kΩ||Latched OC||15.1 A|
|56 kΩ||Latched OC||13.5 A|
|64 kΩ||Latched OC||12.3 A|