McSPI controller has to use DMA as CPU writes/reads cannot meet the hard
deadline of putting data into FIFO before master sends next clock.
McSPI can transmit or receive 64K-1 bytes per transfer, therefore, SPI slave
driver needs to make sure to break larger read/write transactions into 64K-1
chunks and master must make sure slave is ready to send/receive data before
starting the clock.