Product details

Rating Automotive Architecture Gate driver Control interface 6xPWM, 3xPWM Gate drive (A) 3.5 Vs (Min) (V) 5 Vs ABS (Max) (V) 95 Features 90-V DC motor pin sustainability, Active Short Circuit (ASC) protection Operating temperature range (C) -40 to 150
Rating Automotive Architecture Gate driver Control interface 6xPWM, 3xPWM Gate drive (A) 3.5 Vs (Min) (V) 5 Vs ABS (Max) (V) 95 Features 90-V DC motor pin sustainability, Active Short Circuit (ASC) protection Operating temperature range (C) -40 to 150
HTQFP (PAP) 64 100 mm² 10 x 10 HTQFP (PAP) 64
  • AEC-Q100 qualified for automotive applications:
    • Device ambient temperature grade 0: –40°C to +150°C
    • Device HBM ESD classification level 2
    • Device CDM ESD classification level C4B
  • Functional Safety-Compliant targeted
    • Developed for functional safety applications
    • Documentation to aid ISO 26262 system design will be available upon production release
    • Systematic capability up to ASIL D targeted
  • Three N-Channel half-bridge gate driver
    • 3.5-A/4.5-A max peak gate drive current
    • Power architecture optimized for 48-V applications
    • 12-V/48-V split supply architecture
    • 95-V transient absolute maximum rating of DC link power supply (DHCP)
    • 105-V Bootstrap voltage to support 90-V MOSFET operating voltage range
    • Bootstrap with charge pump for 100% duty cycle
  • Integrated configurable Active Short Circuit (ASC) function
    • Low-side and High-side ASC support
    • Device pin control available
    • Fault handling capability
  • Serial peripheral interface (SPI) with CRC
  • Supports 3.3-V and 5-V logic inputs
  • Advanced protection features
    • Battery voltage monitors
    • MOSFET VDS overcurrent monitors
    • MOSFET VGS gate fault monitors
    • Analog built in self test
    • Internal regulator and clock monitors
    • Device thermal warning and shutdown
    • Fault condition indicator pin s
  • AEC-Q100 qualified for automotive applications:
    • Device ambient temperature grade 0: –40°C to +150°C
    • Device HBM ESD classification level 2
    • Device CDM ESD classification level C4B
  • Functional Safety-Compliant targeted
    • Developed for functional safety applications
    • Documentation to aid ISO 26262 system design will be available upon production release
    • Systematic capability up to ASIL D targeted
  • Three N-Channel half-bridge gate driver
    • 3.5-A/4.5-A max peak gate drive current
    • Power architecture optimized for 48-V applications
    • 12-V/48-V split supply architecture
    • 95-V transient absolute maximum rating of DC link power supply (DHCP)
    • 105-V Bootstrap voltage to support 90-V MOSFET operating voltage range
    • Bootstrap with charge pump for 100% duty cycle
  • Integrated configurable Active Short Circuit (ASC) function
    • Low-side and High-side ASC support
    • Device pin control available
    • Fault handling capability
  • Serial peripheral interface (SPI) with CRC
  • Supports 3.3-V and 5-V logic inputs
  • Advanced protection features
    • Battery voltage monitors
    • MOSFET VDS overcurrent monitors
    • MOSFET VGS gate fault monitors
    • Analog built in self test
    • Internal regulator and clock monitors
    • Device thermal warning and shutdown
    • Fault condition indicator pin s

The DRV3255-Q1 device is a highly-integrated three phase gate driver for 48-V automotive motor drive applications. The device is specifically designed to support high-power motor drive applications by providing 3.5-A peak source and 4.5-A peak sink gate drive currents, and 90-V MOSFET transient over voltage support. A highly efficient bootstrap architecture is used to minimize power losses and self-heating of the gate drivers. A charge pump allows for the gate drivers to support 100% PWM duty cycle control.

A wide range of diagnostics, monitoring, and protection features supports a robust motor drive system design. A highly configurable Active Short Circuit (ASC) function which enables selected external MOSFETs is integrated to achieve the fast response to system faults and to eliminate the needs of external components.

The DRV3255-Q1 device is a highly-integrated three phase gate driver for 48-V automotive motor drive applications. The device is specifically designed to support high-power motor drive applications by providing 3.5-A peak source and 4.5-A peak sink gate drive currents, and 90-V MOSFET transient over voltage support. A highly efficient bootstrap architecture is used to minimize power losses and self-heating of the gate drivers. A charge pump allows for the gate drivers to support 100% PWM duty cycle control.

A wide range of diagnostics, monitoring, and protection features supports a robust motor drive system design. A highly configurable Active Short Circuit (ASC) function which enables selected external MOSFETs is integrated to achieve the fast response to system faults and to eliminate the needs of external components.

Download
 

Request samples & more information

The full data sheet is available. Request now

Functional safety info is available. Request now

Evaluation module info is available. Request now

Technical documentation

star = Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 8
Type Title Date
* Data sheet DRV3255-Q1 Integrated 3-Phase 48-V Automotive Gate Driver Unit (GDU) with Advanced Protection and Diagnostics datasheet (Rev. A) PDF | HTML 05 Aug 2022
Technical article Understanding brushless-DC motor systems, part 2 20 Oct 2021
Technical article Understanding brushless-DC motor systems, part 1 18 Oct 2021
Application note System Design Considerations for High-Power Motor Driver Applications PDF | HTML 22 Jun 2021
Application note Driving Parallel MOSFETs Using the DRV3255-Q1 (Rev. A) 22 Feb 2021
Technical article How to optimize a motor-driver design for 48-V starter generators 17 Feb 2021
Functional safety information How to Build a Small, Functionally Safe 48-V, 30-kW MHEV Motor-Drive System PDF | HTML 15 Feb 2021
Technical article A basic brushless gate driver design – part 3: integrated vs. discrete half bridges 16 Dec 2020

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Package Pins Download
HTQFP (PAP) 64 View options

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos